



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

201010	
Product Status	Active
Core Processor	508
Core Size	8-Bit
Speed	20MHz
Connectivity	I <sup>2</sup> C, LINbus, SPI, UART/USART
Peripherals	LVD, POR, PWM, WDT
Number of I/O	18
Program Memory Size	16KB (16K x 8)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 12x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	20-TSSOP (0.173", 4.40mm Width)
Supplier Device Package	20-TSSOP
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/mc9s08pa16avtjr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



- Input/Output
  - Up to 37 GPIOs including one output-only pin
  - One 8-bit keyboard interrupt module (KBI)
  - Two true open-drain output pins
  - Four, ultra-high current sink pins supporting 20 mA source/sink current
- Package options
  - 44-pin LQFP
  - 32-pin LQFP
  - 20-pin SOIC; 20-pin TSSOP
  - 16-pin TSSOP



#### **Parameter Classification**

Field	Description	Values
В	Operating temperature range (°C)	• V = -40 to 105
СС	Package designator	<ul> <li>LD = 44-LQFP</li> <li>LC = 32-LQFP</li> <li>TJ = 20-TSSOP</li> <li>WJ = 20-SOIC</li> <li>TG = 16-TSSOP</li> </ul>

# 2.4 Example

This is an example part number:

MC9S08PA16VLD

# **3** Parameter Classification

The electrical parameters shown in this supplement are guaranteed by various methods. To give the customer a better understanding, the following classification is used and the parameters are tagged accordingly in the tables where appropriate:

#### Table 1. Parameter Classifications

Р	Those parameters are guaranteed during production testing on each individual device.
С	Those parameters are achieved by the design characterization by measuring a statistically relevant sample size across process variations.
Т	Those parameters are achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted. All values shown in the typical column are within this category.
D	Those parameters are derived mainly from simulations.

### NOTE

The classification is shown in the column labeled "C" in the parameter tables where appropriate.



# 4 Ratings

# 4.1 Thermal handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
T <sub>STG</sub>	Storage temperature	-55	150	°C	1
T <sub>SDR</sub>	Solder temperature, lead-free	_	260	°C	2

1. Determined according to JEDEC Standard JESD22-A103, High Temperature Storage Life.

2. Determined according to IPC/JEDEC Standard J-STD-020, Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices.

# 4.2 Moisture handling ratings

Symbol Description		Min.	Max.	Unit	Notes
MSL	Moisture sensitivity level	—	3	_	1

1. Determined according to IPC/JEDEC Standard J-STD-020, *Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices*.

# 4.3 ESD handling ratings

Symbol	ol Description		Max.	Unit	Notes
V <sub>HBM</sub>	Electrostatic discharge voltage, human body model	-6000	+6000	V	1
V <sub>CDM</sub>	Electrostatic discharge voltage, charged-device model	-500	+500	V	2
I <sub>LAT</sub>	Latch-up current at ambient temperature of 105°C	-100	+100	mA	

1. Determined according to JEDEC Standard JESD22-A114, *Electrostatic Discharge (ESD) Sensitivity Testing Human Body Model (HBM)*.

2. Determined according to JEDEC Standard JESD22-C101, Field-Induced Charged-Device Model Test Method for Electrostatic-Discharge-Withstand Thresholds of Microelectronic Components.

# 4.4 Voltage and current operating ratings

Absolute maximum ratings are stress ratings only, and functional operation at the maxima is not guaranteed. Stress beyond the limits specified in below table may affect device reliability or cause permanent damage to the device. For functional operating conditions, refer to the remaining tables in this document.



Symbol	С		Descriptions		Min	Typical <sup>1</sup>	Max	Unit
I <sub>OHT</sub>	D	Output high	Max total I <sub>OH</sub> for all	5 V			-100	mA
		current ports		3 V	_	_	-50	
V <sub>OL</sub>	С	Output low voltage	All I/O pins, standard- drive strength	5 V, I <sub>load</sub> = 5 mA	—	_	0.8	V
	С	-		3 V, I <sub>load</sub> = 2.5 mA			0.8	V
	С		High current drive pins, high-drive	5 V, I <sub>load</sub> =20 mA			0.8	V
	С	-	strength <sup>2</sup>	3 V, I <sub>load</sub> = 10 mA		_	0.8	V
I <sub>OLT</sub>	D	Output low	Max total I <sub>OL</sub> for all	5 V	_	_	100	mA
		current	ports	3 V	—	—	50	
V <sub>IH</sub>	Р	Input high	All digital inputs	V <sub>DD</sub> >4.5V	$0.70 \times V_{DD}$	_	_	V
	С	voltage		V <sub>DD</sub> >2.7V	$0.75 \times V_{DD}$	_	_	
V <sub>IL</sub>	Р	Input low	All digital inputs	V <sub>DD</sub> >4.5V	—	_	$0.30 \times V_{DD}$	V
	С	voltage		V <sub>DD</sub> >2.7V	_	_	$0.35 \times V_{DD}$	
V <sub>hys</sub>	С	Input hysteresis	All digital inputs	_	$0.06 \times V_{DD}$	_	—	mV
<sub>In</sub>	Р	Input leakage current	All input only pins (per pin)	$V_{IN} = V_{DD}$ or $V_{SS}$	—	0.1	1	μA
I <sub>OZ</sub>	Р	Hi-Z (off- state) leakage current	All input/output (per pin)	$V_{IN} = V_{DD}$ or $V_{SS}$	_	0.1	1	μA
II <sub>OZTOT</sub> I	С	Total leakage combined for all inputs and Hi-Z pins	All input only and I/O	$V_{IN} = V_{DD}$ or $V_{SS}$	_	_	2	μA
R <sub>PU</sub>	P	Pullup resistors	All digital inputs, when enabled (all I/O pins other than PTA2 and PTA3)	_	30.0	_	50.0	kΩ
R <sub>PU</sub> <sup>3</sup>	Р	Pullup resistors	PTA2 and PTA3 pin	_	30.0	_	60.0	kΩ
I <sub>IC</sub>	D	DC injection	Single pin limit	$V_{\rm IN} < V_{\rm SS},$	-0.2	—	2	mA
		current <sup>4, 5, 6</sup>	Total MCU limit, includes sum of all stressed pins	V <sub>IN</sub> > V <sub>DD</sub>	-5	_	25	
C <sub>In</sub>	С	Input cap	bacitance, all pins	—	—	_	7	pF
V <sub>RAM</sub>	С	RAM re	etention voltage	_	2.0		—	V

#### Table 2. DC characteristics (continued)


1. Typical values are measured at 25 °C. Characterized, not tested.

2. Only PTB4, PTB5, PTD0, PTD1 support ultra high current output.

- 3. The specified resistor value is the actual value internal to the device. The pullup value may appear higher when measured externally on the pin.
- 4. All functional non-supply pins, except for , are internally clamped to  $V_{SS}$  and  $V_{DD}$ .
- 5. Input must be current-limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive and negative clamp voltages, then use the large one.


#### MC9S08PA16 Series Data Sheet, Rev. 3, 06/2015






I<sub>OH</sub>(mA)

Figure 1. Typical I<sub>OH</sub> Vs.  $V_{DD}$ - $V_{OH}$  (standard drive strength) ( $V_{DD}$  = 5 V)




 $I_{OH}(mA)$ Figure 2. Typical I<sub>OH</sub> Vs. V<sub>DD</sub>-V<sub>OH</sub> (standard drive strength) (V<sub>DD</sub> = 3 V)






I<sub>OH</sub>(mA)

Figure 3. Typical  $I_{OH}$  Vs.  $V_{DD}$ - $V_{OH}$  (high drive strength) ( $V_{DD}$  = 5 V)




 $I_{OH}(mA)$ Figure 4. Typical I<sub>OH</sub> Vs. V<sub>DD</sub>-V<sub>OH</sub> (high drive strength) (V<sub>DD</sub> = 3 V)





I<sub>OL</sub>(mA)


Figure 5. Typical  $I_{OL}$  Vs.  $V_{OL}$  (standard drive strength) ( $V_{DD}$  = 5 V)




I<sub>OL</sub>(mA)

Figure 6. Typical I<sub>OL</sub> Vs. V<sub>OL</sub> (standard drive strength) (V<sub>DD</sub> = 3 V)








I<sub>OL</sub>(mA)

Figure 7. Typical I<sub>OL</sub> Vs. V<sub>OL</sub> (high drive strength) (V<sub>DD</sub> = 5 V)



I<sub>OL</sub>(mA)

Figure 8. Typical  $I_{OL}$  Vs.  $V_{OL}$  (high drive strength) ( $V_{DD}$  = 3 V)



# 5.1.2 Supply current characteristics

This section includes information about power supply current in various operating modes.

Num	С	Parameter	Symbol	Bus Freq	V <sub>DD</sub> (V)	Typical <sup>1</sup>	Max	Unit	Temp
1	С	Run supply current FEI	RI <sub>DD</sub>	20 MHz	5	7.60	_	mA	-40 to 105 °C
	С	mode, all modules on; run from flash		10 MHz		4.65	_		
		nonnasn		1 MHz		1.90	_		
	С			20 MHz	3	7.05	_		
	С			10 MHz		4.40	—		
				1 MHz		1.85	_		
2	С	Run supply current FEI	RI <sub>DD</sub>	20 MHz	5	5.88		mA	-40 to 105 °C
	С	mode, all modules off & 10 MH gated; run from flash	10 MHz		3.70	—			
		gated, full from hash		1 MHz		1.85	_		
	С			20 MHz	3	5.35	_		
	С			10 MHz		3.42	_		
				1 MHz		1.80	_		
3	Р	Run supply current FBE	RI <sub>DD</sub>	20 MHz	5	10.9	14.0	mA	-40 to 105 °C
	С	mode, all modules on; run from RAM		10 MHz		6.10	—		
				1 MHz		1.69	_		
	Р			20 MHz	3	8.18	_		
	С			10 MHz		5.14	—		
				1 MHz		1.44	_		
4	Р	Run supply current FBE	RI <sub>DD</sub>	20 MHz	5	8.50	13.0	mA	-40 to 105 °C
	С	mode, all modules off & gated; run from RAM		10 MHz		5.07	—		
		galed, full from train		1 MHz		1.59	_		
	Р			20 MHz	3	6.11	_		
	С			10 MHz		4.10	—		
				1 MHz		1.34	_		
5	Р	Wait mode current FEI	WI <sub>DD</sub>	20 MHz	5	5.95	_	mA	-40 to 105 °C
	С	mode, all modules on		10 MHz		3.50	—		
				1 MHz		1.24	_		
	С			20 MHz	3	5.45	_		
				10 MHz		3.25	—		
				1 MHz		1.20			
6	С	Stop3 mode supply	S3I <sub>DD</sub>	—	5	4.6	—	μA	-40 to 105 °C
	С	current no clocks active (except 1kHz LPO clock) <sup>2, 3</sup>			3	4.5	_		-40 to 105 °C
7	С	ADC adder to stop3	_	—	5	40		μA	-40 to 105 °C

Table 4. Supply current characteristics







Figure 10. IRQ/KBIPx timing

### 5.2.2 Debug trace timing specifications Т

Table 7.	Debug trace	operating	behaviors
----------	-------------	-----------	-----------

Symbol	Description	Min.	Max.	Unit
t <sub>cyc</sub>	Clock period	Frequency dependent		MHz
t <sub>wl</sub>	Low pulse width		_	ns
t <sub>wh</sub>	High pulse width	2	—	ns
t <sub>r</sub>	Clock and data rise time	—	3	ns
t <sub>f</sub>	Clock and data fall time	—	3	ns
t <sub>s</sub>	Data setup	3	—	ns
t <sub>h</sub>	t <sub>h</sub> Data hold			ns








Figure 12. Trace data specifications



# 5.3 Thermal specifications

### 5.3.1 Thermal characteristics

This section provides information about operating temperature range, power dissipation, and package thermal resistance. Power dissipation on I/O pins is usually small compared to the power dissipation in on-chip logic and voltage regulator circuits, and it is user-determined rather than being controlled by the MCU design. To take  $P_{I/O}$  into account in power calculations, determine the difference between actual pin voltage and  $V_{SS}$  or  $V_{DD}$  and multiply by the pin current for each I/O pin. Except in cases of unusually high pin current (heavy loads), the difference between pin voltage and  $V_{SS}$  or  $V_{DD}$  will be very small.

Rating	Symbol	Value	Unit
Operating temperature range (packaged)	T <sub>A</sub> <sup>1</sup>	$T_L$ to $T_H$ -40 to 105	°C
Junction temperature range	TJ	-40 to 150	°C
	Thermal resistance	e single-layer board	
44-pin LQFP	R <sub>θJA</sub>	76	°C/W
32-pin LQFP	R <sub>θJA</sub>	88	°C/W
20-pin SOIC	R <sub>θJA</sub>	82	°C/W
20-pin TSSOP	R <sub>θJA</sub>	116	°C/W
16-pin TSSOP	R <sub>θJA</sub>	130	°C/W
	Thermal resistant	ce four-layer board	
44-pin LQFP	R <sub>θJA</sub>	54	°C/W
32-pin LQFP	R <sub>θJA</sub>	59	°C/W
20-pin SOIC	R <sub>θJA</sub>	54	°C/W
20-pin TSSOP	R <sub>θJA</sub>	76	°C/W
16-pin TSSOP	R <sub>θJA</sub>	87	°C/W

#### Table 9. Thermal characteristics

1. Maximum  $T_A$  can be exceeded only if the user ensures that  $T_J$  does not exceed the maximum. The simplest method to determine  $T_J$  is:  $T_J = T_A + R_{\theta JA} x$  chip power dissipation.

# 6 Peripheral operating requirements and behaviors



rempheral operating requirements and behaviors

# 6.1 External oscillator (XOSC) and ICS characteristics

### Table 10. XOSC and ICS specifications (temperature range = -40 to 105 °C ambient)

Num	С	C	characteristic	Symbol	Min	Typical <sup>1</sup>	Max	Unit
1	С	Oscillator	Low range (RANGE = 0)	f <sub>lo</sub>	31.25	32.768	39.0625	kHz
	С	C crystal or resonator	High range (RANGE = 1) FEE or FBE mode <sup>2</sup>	f <sub>hi</sub>	4	_	20	MHz
	С		High range (RANGE = 1), high gain (HGO = 1), FBELP mode	f <sub>hi</sub>	4	_	20	MHz
	С		High range (RANGE = 1), low power (HGO = 0), FBELP mode	f <sub>hi</sub>	4		20	MHz
2	D	Lo	bad capacitors	C1, C2		See Note <sup>3</sup>		
3	D	Feedback resistor	Low Frequency, Low-Power Mode <sup>4</sup>	R <sub>F</sub>	—	_	—	MΩ
			Low Frequency, High-Gain Mode		_	10	_	MΩ
			High Frequency, Low- Power Mode		_	1	_	MΩ
			High Frequency, High-Gain Mode		_	1	_	MΩ
4	D	Series resistor -	Low-Power Mode <sup>4</sup>	R <sub>S</sub>	_	_	_	kΩ
		Low Frequency	High-Gain Mode	-	_	200		kΩ
5	D	Series resistor - High Frequency	Low-Power Mode <sup>4</sup>	R <sub>S</sub>	_	—	_	kΩ
	D	Series resistor -	4 MHz	-	_	0		kΩ
	D	High Frequency,	8 MHz	-	_	0	_	kΩ
	D	High-Gain Mode	16 MHz	-		0	_	kΩ
6	С	Crystal start-up	Low range, low power	t <sub>CSTL</sub>	_	1000		ms
	С	time Low range = 32.768 kHz	Low range, high power	-	_	800		ms
	С	crystal; High	High range, low power	t <sub>CSTH</sub>	_	3		ms
	С	range = 20 MHz crystal <sup>5</sup> , <sup>6</sup>	High range, high power		_	1.5	_	ms
7	Т	Internal re	eference start-up time	t <sub>IRST</sub>	—	20	50	μs
8	D	Square wave	FEE or FBE mode <sup>2</sup>	f <sub>extal</sub>	0.03125		5	MHz
	D	input clock frequency	FBELP mode		0		20	MHz
9	Р	Average inter	nal reference frequency - trimmed	f <sub>int_t</sub>	_	31.25	_	kHz
10	Р	DCO output fi	requency range - trimmed	f <sub>dco_t</sub>	16	—	20	MHz
11	Р	Total deviation of DCO output	Over full voltage and temperature range	$\Delta f_{dco_t}$	—	_	±2.0	%f <sub>dco</sub>
	С	from trimmod	Over fixed voltage and temperature range of 0 to 70 °C				±1.0	
12	С	FLL a	cquisition time <sup>5</sup> , <sup>7</sup>	t <sub>Acquire</sub>	_		2	ms



# Table 10. XOSC and ICS specifications (temperature range = -40 to 105 °C ambient) (continued)

Nur	n C	Characteristic	Symbol	Min	Typical <sup>1</sup>	Мах	Unit
13	С	Long term jitter of DCO output clock (averaged over 2 ms interval) <sup>8</sup>	C <sub>Jitter</sub>	_	0.02	0.2	%f <sub>dco</sub>

- 1. Data in Typical column was characterized at 5.0 V, 25 °C or is typical recommended value.
- 2. When ICS is configured for FEE or FBE mode, input clock source must be divisible using RDIV to within the range of 31.25 kHz to 39.0625 kHz.
- 3. See crystal or resonator manufacturer's recommendation.
- Load capacitors (C<sub>1</sub>,C<sub>2</sub>), feedback resistor (R<sub>F</sub>) and series resistor (R<sub>S</sub>) are incorporated internally when RANGE = HGO = 0.
- 5. This parameter is characterized and not tested on each device.
- 6. Proper PC board layout procedures must be followed to achieve specifications.
- 7. This specification applies to any time the FLL reference source or reference divider is changed, trim value changed, or changing from FLL disabled (FBELP, FBILP) to FLL enabled (FEI, FEE, FBE, FBI). If a crystal/resonator is being used as the reference, this specification assumes it is already running.
- Jitter is the average deviation from the programmed frequency measured over the specified interval at maximum f<sub>Bus</sub>. Measurements are made with the device powered by filtered supplies and clocked by a stable external clock signal. Noise injected into the FLL circuitry via V<sub>DD</sub> and V<sub>SS</sub> and variation in crystal oscillator frequency increase the C<sub>Jitter</sub> percentage for a given interval.




Figure 15. Typical crystal or resonator circuit

# 6.2 NVM specifications

This section provides details about program/erase times and program/erase endurance for the flash and EEPROM memories.

С	Characteristic	Symbol	Min <sup>1</sup>	Typical <sup>2</sup>	Max <sup>3</sup>	Unit <sup>4</sup>
D	Supply voltage for program/erase -40 °C to 105 °C	V <sub>prog/erase</sub>	2.7	—	5.5	V
D	Supply voltage for read operation	V <sub>Read</sub>	2.7		5.5	V

Table 11. Flash characteristics

Table continues on the next page...

#### MC9S08PA16 Series Data Sheet, Rev. 3, 06/2015



#### rempheral operating requirements and behaviors




Figure 16. ADC input impedance equivalency diagram

Table 13.	12-bit ADC	Characteristics	(V <sub>REFH</sub> =	V <sub>DDA</sub> , V <sub>REFL</sub> :	= V <sub>SSA</sub> )
-----------	------------	-----------------	----------------------	--	----------------------

Characteristic	Conditions	С	Symb	Min	Typ <sup>1</sup>	Max	Unit
Supply current		Т	I <sub>DDA</sub>	_	133	—	μA
ADLPC = 1							
ADLSMP = 1							
ADCO = 1							
Supply current		Т	I <sub>DDA</sub>	_	218	—	μA
ADLPC = 1							
ADLSMP = 0							
ADCO = 1							
Supply current		Т	I <sub>DDA</sub>	_	327	—	μA
ADLPC = 0							
ADLSMP = 1							
ADCO = 1							
Supply current		Т	I <sub>DDAD</sub>	_	582	990	μA
ADLPC = 0							
ADLSMP = 0							
ADCO = 1							
Supply current	Stop, reset, module off	Т	I <sub>DDA</sub>	-	0.011	1	μA
ADC asynchronous clock source	High speed (ADLPC = 0)	Р	f <sub>ADACK</sub>	2	3.3	5	MHz



Characteristic	Conditions	С	Symb	Min	Typ <sup>1</sup>	Max	Unit
	Low power (ADLPC = 1)			1.25	2	3.3	
Conversion time (including sample	Short sample (ADLSMP = 0)	Т	t <sub>ADC</sub>	_	20	_	ADCK cycles
time)	Long sample (ADLSMP = 1)			—	40	_	
Sample time	Short sample (ADLSMP = 0)	Т	t <sub>ADS</sub>	—	3.5	_	ADCK cycles
	Long sample (ADLSMP = 1)			_	23.5	_	
Total unadjusted	12-bit mode	Т	E <sub>TUE</sub>	—	±5.0	—	LSB <sup>3</sup>
Error <sup>2</sup>	10-bit mode	Р		_	±1.5	±2.0	]
	8-bit mode	Р		_	±0.7	±1.0	
Differential Non-	12-bit mode	Т	DNL	—	±1.0	—	LSB <sup>3</sup>
Linearity	10-bit mode <sup>4</sup>	Р		_	±0.25	±0.5	
	8-bit mode <sup>4</sup>	Р			±0.15	±0.25	
Integral Non-Linearity	12-bit mode	Т	INL		±1.0		LSB <sup>3</sup>
	10-bit mode	Т		_	±0.3	±0.5	
	8-bit mode	Т			±0.15	±0.25	
Zero-scale error <sup>5</sup>	12-bit mode	С	E <sub>ZS</sub>		±2.0	_	LSB <sup>3</sup>
	10-bit mode	Р			±0.25	±1.0	1
	8-bit mode	Р			±0.65	±1.0	
Full-scale error <sup>6</sup>	12-bit mode	Т	E <sub>FS</sub>		±2.5	_	LSB <sup>3</sup>
	10-bit mode	Т		_	±0.5	±1.0	
	8-bit mode	Т			±0.5	±1.0	
Quantization error	≤12 bit modes	D	EQ		—	±0.5	LSB <sup>3</sup>
Input leakage error <sup>7</sup>	all modes	D	E <sub>IL</sub>		I <sub>In</sub> * R <sub>AS</sub>		mV
Temp sensor slope	-40°C– 25°C	D	m	_	3.266	—	mV/°C
	25°C– 125°C				3.638	_	
Temp sensor voltage	25°C	D	V <sub>TEMP25</sub>		1.396	_	V

# Table 13. 12-bit ADC Characteristics ( $V_{REFH} = V_{DDA}$ , $V_{REFL} = V_{SSA}$ ) (continued)

1. Typical values assume  $V_{DDA} = 5.0 \text{ V}$ , Temp = 25°C,  $f_{ADCK}=1.0 \text{ MHz}$  unless otherwise stated. Typical values are for reference only and are not tested in production.

2. Includes quantization.

- 3. 1 LSB =  $(V_{REFH} V_{REFL})/2^N$
- 4. Monotonicity and no-missing-codes guaranteed in 10-bit and 8-bit modes
- 5.  $V_{ADIN} = V_{SSA}$
- 6.  $V_{ADIN} = V_{DDA}$
- 7. I<sub>In</sub> = leakage current (refer to DC characteristics)

rempheral operating requirements and behaviors

### 6.3.2 Analog comparator (ACMP) electricals Table 14. Comparator electrical specifications

С	Characteristic	Symbol	Min	Typical	Max	Unit
D	Supply voltage	$V_{DDA}$	2.7	—	5.5	V
Т	Supply current (Operation mode)	I <sub>DDA</sub>		10	20	μA
D	Analog input voltage	V <sub>AIN</sub>	V <sub>SS</sub> - 0.3		V <sub>DDA</sub>	V
Р	Analog input offset voltage	V <sub>AIO</sub>			40	mV
С	Analog comparator hysteresis (HYST=0)	V <sub>H</sub>	_	15	20	mV
С	Analog comparator hysteresis (HYST=1)	V <sub>H</sub>		20	30	mV
Т	Supply current (Off mode)	IDDAOFF	—	60		nA
С	Propagation Delay	t <sub>D</sub>		0.4	1	μs

# 6.4 Communication interfaces

# 6.4.1 SPI switching specifications

The serial peripheral interface (SPI) provides a synchronous serial bus with master and slave operations. Many of the transfer attributes are programmable. The following tables provide timing characteristics for classic SPI timing modes. Refer to the SPI chapter of the chip's reference manual for information about the modified transfer formats used for communicating with slower peripheral devices. All timing is shown with respect to 20%  $V_{DD}$  and 70%  $V_{DD}$ , unless noted, and 100 pF load on all SPI pins. All timing assumes high drive strength is enabled for SPI output pins.

Nu	Symbol	Description	Min.	Max.	Unit	Comment
m.						
1	f <sub>op</sub>	Frequency of operation	f <sub>Bus</sub> /2048	f <sub>Bus</sub> /2	Hz	f <sub>Bus</sub> is the bus clock
2	t <sub>SPSCK</sub>	SPSCK period	2 x t <sub>Bus</sub>	2048 x t <sub>Bus</sub>	ns	$t_{Bus} = 1/f_{Bus}$
3	t <sub>Lead</sub>	Enable lead time	1/2	_	t <sub>SPSCK</sub>	—
4	t <sub>Lag</sub>	Enable lag time	1/2	—	t <sub>SPSCK</sub>	—
5	t <sub>WSPSCK</sub>	Clock (SPSCK) high or low time	t <sub>Bus</sub> - 30	1024 x t <sub>Bus</sub>	ns	—
6	t <sub>SU</sub>	Data setup time (inputs)	15	—	ns	—
7	t <sub>HI</sub>	Data hold time (inputs)	0	_	ns	—
8	t <sub>v</sub>	Data valid (after SPSCK edge)		25	ns	
9	t <sub>HO</sub>	Data hold time (outputs)	0	—	ns	_
10	t <sub>RI</sub>	Rise time input	_	t <sub>Bus</sub> - 25	ns	—

Table 15. SPI master mode timing






Figure 20. SPI slave mode timing (CPHA=1)

# 7 Dimensions

# 7.1 Obtaining package dimensions

Package dimensions are provided in package drawings.

To find a package drawing, go to freescale.com and perform a keyword search for the drawing's document number:

If you want the drawing for this package	Then use this document number
16-pin TSSOP	98ASH70247A
20-pin SOIC	98ASB42343B
20-pin TSSOP	98ASH70169A
32-pin LQFP	98ASH70029A
44-pin LQFP	98ASS23225W



# 8 Pinout


# 8.1 Signal multiplexing and pin assignments

The following table shows the signals available on each pin and the locations of these pins on the devices supported by this document. The Port Control Module is responsible for selecting which ALT functionality is available on each pin.

	Pin	Number		Lowest Priority <> Highest					
44-LQFP	32-LQFP	20-TSSOP	16-TSSOP	Port Pin	Alt 1	Alt 2	Alt 3	Alt 4	
1	1	_	—	PTD1 <sup>1</sup>		FTM2CH3			
2	2	_	_	PTD0 <sup>1</sup>		FTM2CH2	_		
3	_		_	PTE4	_	TCLK2	_	_	
4				PTE3		BUSOUT			
5	3	3	3		_	—	_	V <sub>DD</sub>	
6	4	_	—		_	—	V <sub>DDA</sub>	V <sub>REFH</sub>	
7	5	_	—		_	—	V <sub>SSA</sub>	V <sub>REFL</sub>	
8	6	4	4		—	_	—	V <sub>SS</sub>	
9	7	5	5	PTB7	—	_	SCL	EXTAL	
10	8	6	6	PTB6	—	_	SDA	XTAL	
11	—	_	—		—	_	—	Vss	
12	9	7	7	PTB5 <sup>1</sup>	—	FTM2CH5	SS0	_	
13	10	8	8	PTB4 <sup>1</sup>	_	FTM2CH4	MISO0	_	
14	11	9	—	PTC3	—	FTM2CH3	ADP11	_	
15	12	10	—	PTC2	—	FTM2CH2	ADP10	_	
16	_	—	—	PTD7	—	_	_	_	
17	_	—	—	PTD6	—		—	_	
18	—	—	—	PTD5	—		—	_	
19	13	11	—	PTC1	—	FTM2CH1	ADP9	_	
20	14	12	—	PTC0	—	FTM2CH0	ADP8	_	
21	15	13	9	PTB3	KBI0P7	MOSI0	ADP7	_	
22	16	14	10	PTB2	KBI0P6	SPSCK0	ADP6	_	
23	17	15	11	PTB1	KBI0P5	TXD0	ADP5	_	
24	18	16	12	PTB0	KBI0P4	RXD0	ADP4	—	
25	19	—	—	PTA7	_	FTM2FAULT2	ADP3	_	
26	20	—	—	PTA6	_	FTM2FAULT1	ADP2	_	
27	—	—	—	—	—	—	_	Vss	
28	_	_	—	_	—		_	V <sub>DD</sub>	

Table 17. Pin availability by package pin-count






Pins in  $\ensuremath{\textbf{bold}}$  are not available on less pin-count packages.

- 1. High source/sink current pins
- 2. True open drain pins

#### Figure 22. MC9S08PA16 32-pin LQFP package



Pins in **bold** are not available on less pin-count packages.


1. High source/sink current pins

2. True open drain pins

### Figure 23. MC9S08PA16 20-pin SOIC and TSSOP package

#### MC9S08PA16 Series Data Sheet, Rev. 3, 06/2015





Pins in **bold** are not available on less pin-count packages. 1. High source/sink current pins

2. True open drain pins

### Figure 24. MC9S08PA16 16-pin TSSOP package

# 9 Revision history

The following table provides a revision history for this document.

Rev. No.	Date	Substantial Changes
1	10/2012	Initial public release
2	09/2014	<ul> <li>Updated V<sub>OH</sub> and V<sub>OL</sub> in DC characteristics</li> <li>Updated footnote on the S3I<sub>DD</sub> in Supply current characteristics</li> <li>Added EMC radiated emissions operating behaviors</li> <li>Updated the typical of f<sub>int_t</sub> to 31.25 kHz and updated footnote to t<sub>Acquire</sub> in External oscillator (XOSC) and ICS characteristics</li> <li>Updated the assumption for all the timing values in SPI switching specifications</li> <li>Updated the rating descriptions for t<sub>Rise</sub> and t<sub>Fall</sub> in Control timing</li> <li>Updated the part number format to add new field for new part numbers in Fields</li> </ul>
3	06/2015	<ul> <li>Corrected the Min. of the t<sub>extrst</sub> in Control timing</li> <li>Updated Thermal characteristics to add footnote to the T<sub>A</sub> and removed redundant information.Updated the symbol of θ<sub>JA</sub> to R<sub>θJA</sub>.</li> </ul>

### Table 18. Revision history