# E·XFL

#### NXP USA Inc. - MC9S08PA16AVWJ Datasheet



#### Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

| Product Status             | Active   |
|----------------------------|--|
| Core Processor             | 508  |
| Core Size                  | 8-Bit  |
| Speed                      | 20MHz  |
| Connectivity               | I <sup>2</sup> C, LINbus, SPI, UART/USART                              |
| Peripherals                | LVD, POR, PWM, WDT   |
| Number of I/O              | 18   |
| Program Memory Size        | 16KB (16K x 8)   |
| Program Memory Type        | FLASH  |
| EEPROM Size                | 256 x 8  |
| RAM Size                   | 2K x 8   |
| Voltage - Supply (Vcc/Vdd) | 2.7V ~ 5.5V  |
| Data Converters            | A/D 12x12b   |
| Oscillator Type            | Internal   |
| Operating Temperature      | -40°C ~ 105°C (TA)   |
| Mounting Type              | Surface Mount  |
| Package / Case             | 20-SOIC (0.295", 7.50mm Width)   |
| Supplier Device Package    | 20-SOIC  |
| Purchase URL               | https://www.e-xfl.com/product-detail/nxp-semiconductors/mc9s08pa16avwj |
|                            |  |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



# **Table of Contents**

| 1 | Orde | ering par | ts4                               |   |
|---|------|-----------|-----------------------------------|---|
|   | 1.1  | Determ    | ining valid orderable parts4      |   |
| 2 | Part | identific | ation                             |   |
|   | 2.1  | Descrip   | tion4                             |   |
|   | 2.2  | Format.   |                                   |   |
|   | 2.3  | Fields    |                                   |   |
|   | 2.4  | Exampl    | e5                                |   |
| 3 | Para | meter Cl  | assification                      |   |
| 4 | Rati | ngs       |                                   |   |
|   | 4.1  | Therma    | l handling ratings6               |   |
|   | 4.2  | Moistur   | e handling ratings                |   |
|   | 4.3  | ESD ha    | ndling ratings6                   |   |
|   | 4.4  | Voltage   | and current operating ratings6    |   |
| 5 | Gen  | eral      |                                   |   |
|   | 5.1  | Nonswi    | tching electrical specifications7 |   |
|   |      | 5.1.1     | DC characteristics7               |   |
|   |      | 5.1.2     | Supply current characteristics    |   |
|   |      | 5.1.3     | EMC performance                   | 1 |
|   | 5.2  | Switchi   | ng specifications16               | ) |

|   |      | 5.2.1      | Control timing10                              | 6 |
|---|------|------------|---|---|
|   |      | 5.2.2      | Debug trace timing specifications1            | 7 |
|   |      | 5.2.3      | FTM module timing1                            | 8 |
|   | 5.3  | Therma     | 1 specifications                              | 9 |
|   |      | 5.3.1      | Thermal characteristics                       | 9 |
| 6 | Peri | pheral op  | perating requirements and behaviors           | 9 |
|   | 6.1  | Externa    | l oscillator (XOSC) and ICS characteristics19 | 9 |
|   | 6.2  | NVM s      | pecifications2                                | 1 |
|   | 6.3  | Analog.    |   | 2 |
|   |      | 6.3.1      | ADC characteristics                           | 3 |
|   |      | 6.3.2      | Analog comparator (ACMP) electricals2         | 5 |
|   | 6.4  | Commu      | inication interfaces                          | 6 |
|   |      | 6.4.1      | SPI switching specifications                  | 6 |
| 7 | Dim  | ensions    |   | 9 |
|   | 7.1  | Obtaini    | ng package dimensions24                       | 9 |
| 8 | Pinc | out        |   | 0 |
|   | 8.1  | Signal 1   | nultiplexing and pin assignments              | 0 |
|   | 8.2  | Device     | pin assignment                                | 1 |
| 9 | Rev  | ision hist | ory34   | 4 |



# 1 Ordering parts

## 1.1 Determining valid orderable parts

Valid orderable part numbers are provided on the web. To determine the orderable part numbers for this device, go to freescale.com and perform a part number search for the following device numbers: PA16 and PA8.

# 2 Part identification

## 2.1 Description

Part numbers for the chip have fields that identify the specific part. You can use the values of these fields to determine the specific part you have received.

## 2.2 Format

Part numbers for this device have the following format:

MC 9 S08 PA AA (V) B CC

## 2.3 Fields

This table lists the possible values for each field in the part number (not all combinations are valid):

| Field | Description                  | Values   |  |  |  |  |
|-------|------------------------------|--|--|--|--|--|
| MC    | Qualification status         | MC = fully qualified, general market flow  |  |  |  |  |
| 9     | Memory                       | • 9 = flash based  |  |  |  |  |
| S08   | Core                         | • S08 = 8-bit CPU  |  |  |  |  |
| PA    | Device family                | • PA   |  |  |  |  |
| AA    | Approximate flash size in KB | <ul> <li>16 = 16 KB</li> <li>8 = 8 KB</li> </ul>   |  |  |  |  |
| (V)   | Mask set version             | <ul> <li>(blank) = Any version</li> <li>A = Rev. 2 or later version, this is recommended for new design</li> </ul> |  |  |  |  |

Table continues on the next page ....

#### MC9S08PA16 Series Data Sheet, Rev. 3, 06/2015



# 4 Ratings

## 4.1 Thermal handling ratings

| Symbol           | Description                   | Min. | Max. | Unit | Notes |
|------------------|-------------------------------|------|------|------|-------|
| T <sub>STG</sub> | Storage temperature           | -55  | 150  | °C   | 1     |
| T <sub>SDR</sub> | Solder temperature, lead-free | _    | 260  | °C   | 2     |

1. Determined according to JEDEC Standard JESD22-A103, High Temperature Storage Life.

2. Determined according to IPC/JEDEC Standard J-STD-020, Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices.

## 4.2 Moisture handling ratings

| Symbol | Description                | Min. | Max. | Unit | Notes |
|--------|----------------------------|------|------|------|-------|
| MSL    | Moisture sensitivity level | —    | 3    | _    | 1     |

1. Determined according to IPC/JEDEC Standard J-STD-020, *Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices*.

## 4.3 ESD handling ratings

| Symbol           | Description   | Min.  | Max.  | Unit | Notes |
|------------------|---|-------|-------|------|-------|
| V <sub>HBM</sub> | Electrostatic discharge voltage, human body model     | -6000 | +6000 | V    | 1     |
| V <sub>CDM</sub> | Electrostatic discharge voltage, charged-device model | -500  | +500  | V    | 2     |
| I <sub>LAT</sub> | Latch-up current at ambient temperature of 105°C      | -100  | +100  | mA   |       |

1. Determined according to JEDEC Standard JESD22-A114, *Electrostatic Discharge (ESD) Sensitivity Testing Human Body Model (HBM)*.

2. Determined according to JEDEC Standard JESD22-C101, Field-Induced Charged-Device Model Test Method for Electrostatic-Discharge-Withstand Thresholds of Microelectronic Components.

## 4.4 Voltage and current operating ratings

Absolute maximum ratings are stress ratings only, and functional operation at the maxima is not guaranteed. Stress beyond the limits specified in below table may affect device reliability or cause permanent damage to the device. For functional operating conditions, refer to the remaining tables in this document.



This device contains circuitry protecting against damage due to high static voltage or electrical fields; however, it is advised that normal precautions be taken to avoid application of any voltages higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (for instance, either  $V_{SS}$  or  $V_{DD}$ ) or the programmable pullup resistor associated with the pin is enabled.

| Symbol           | Description   | Min.                  | Max.                  | Unit |
|------------------|---|-----------------------|-----------------------|------|
| V <sub>DD</sub>  | Supply voltage  | -0.3                  | 6.0                   | V    |
| I <sub>DD</sub>  | Maximum current into V <sub>DD</sub>  | —                     | 120                   | mA   |
| V <sub>DIO</sub> | Digital input voltage (except RESET, EXTAL, XTAL, or true open drain pin PTA2 and PTA3) | -0.3                  | V <sub>DD</sub> + 0.3 | V    |
|                  | Digital input voltage (true open drain pin PTA2 and PTA3)                               | -0.3                  | 6                     | V    |
| V <sub>AIO</sub> | Analog <sup>1</sup> , RESET, EXTAL, and XTAL input voltage                              | -0.3                  | V <sub>DD</sub> + 0.3 | V    |
| Ι <sub>D</sub>   | Instantaneous maximum current single pin limit (applies to all port pins)               | -25                   | 25                    | mA   |
| V <sub>DDA</sub> | Analog supply voltage   | V <sub>DD</sub> – 0.3 | V <sub>DD</sub> + 0.3 | V    |

1. All digital I/O pins, except open-drain pin PTA2 and PTA3, are internally clamped to V<sub>SS</sub> and V<sub>DD</sub>. PTA2 and PTA3 is only clamped to V<sub>SS</sub>.

## 5 General

## 5.1 Nonswitching electrical specifications

## 5.1.1 DC characteristics

This section includes information about power supply requirements and I/O pin characteristics.

| Symbol          | С |                        | Descriptions                              | Min                                 | Typical <sup>1</sup>  | Max | Unit |   |
|-----------------|---|------------------------|---|-------------------------------------|-----------------------|-----|------|---|
| —               | _ | Oper                   | rating voltage                            | —                                   | 2.7                   | _   | 5.5  | V |
| V <sub>OH</sub> | С | Output high<br>voltage | All I/O pins, standard-<br>drive strength | 5 V, I <sub>load</sub> =<br>-5 mA   | V <sub>DD</sub> - 0.8 |     | _    | V |
|                 | С |                        |   | 3 V, I <sub>load</sub> =<br>-2.5 mA | V <sub>DD</sub> - 0.8 |     | —    | V |
|                 | С |                        | High current drive pins, high-drive       | 5 V, I <sub>load</sub> =<br>-20 mA  | V <sub>DD</sub> - 0.8 |     | _    | V |
|                 | С |                        | strength <sup>2</sup>                     | 3 V, I <sub>load</sub> =<br>-10 mA  | V <sub>DD</sub> - 0.8 | —   | _    | V |

Table 2. DC characteristics

Table continues on the next page...



| Symbol                       | С         |  | Descriptions  |                                    | Min                  | Typical <sup>1</sup> | Max                  | Unit |
|------------------------------|-----------|--|---|------------------------------------|----------------------|----------------------|----------------------|------|
| I <sub>OHT</sub>             |           |  | 5 V   |                                    |                      | -100                 | mA                   |      |
|                              |           | current  | ports   | 3 V                                | _                    | _                    | -50                  |      |
| V <sub>OL</sub>              | С         | Output low<br>voltage  | All I/O pins, standard-<br>drive strength   | 5 V, I <sub>load</sub> = 5<br>mA   | —                    | _                    | 0.8                  | V    |
|                              | С         | -  |   | 3 V, I <sub>load</sub> =<br>2.5 mA |                      |                      | 0.8                  | V    |
|                              | С         |  | High current drive<br>pins, high-drive  | 5 V, I <sub>load</sub><br>=20 mA   |                      |                      | 0.8                  | V    |
|                              | С         | -  | strength <sup>2</sup>   | 3 V, I <sub>load</sub> =<br>10 mA  |                      | _                    | 0.8                  | V    |
| I <sub>OLT</sub>             | D         | Output low   | Max total I <sub>OL</sub> for all   | 5 V                                | _                    | _                    | 100                  | mA   |
|                              |           | current  | ports   | 3 V                                | —                    | —                    | 50                   |      |
| V <sub>IH</sub>              | Р         | Input high   | All digital inputs  | V <sub>DD</sub> >4.5V              | $0.70 \times V_{DD}$ | _                    | _                    | V    |
|                              | С         | voltage  |   | V <sub>DD</sub> >2.7V              | $0.75 \times V_{DD}$ | _                    | —                    |      |
| V <sub>IL</sub>              | Р         | Input low  | All digital inputs  | V <sub>DD</sub> >4.5V              | —                    | _                    | $0.30 \times V_{DD}$ | V    |
|                              | C voltage |  |   | V <sub>DD</sub> >2.7V              | _                    | _                    | $0.35 \times V_{DD}$ |      |
| V <sub>hys</sub>             | С         | Input<br>hysteresis  | All digital inputs  | —                                  | $0.06 \times V_{DD}$ | _                    | —                    | mV   |
| <sub>In</sub>                | Р         | Input leakage current  | All input only pins<br>(per pin)  | $V_{IN} = V_{DD}$ or $V_{SS}$      | —                    | 0.1                  | 1                    | μA   |
| I <sub>OZ</sub>              | Р         | Hi-Z (off-<br>state) leakage<br>current                      | All input/output (per<br>pin)   | $V_{IN} = V_{DD}$ or $V_{SS}$      | _                    | 0.1                  | 1                    | μA   |
| II <sub>OZTOT</sub> I        | С         | Total leakage<br>combined for<br>all inputs and<br>Hi-Z pins | All input only and I/O  | $V_{IN} = V_{DD}$ or $V_{SS}$      | _                    | _                    | 2                    | μA   |
| R <sub>PU</sub>              | P         | Pullup<br>resistors  | All digital inputs,<br>when enabled (all I/O<br>pins other than PTA2<br>and PTA3) | _                                  | 30.0                 | _                    | 50.0                 | kΩ   |
| R <sub>PU</sub> <sup>3</sup> | Р         | Pullup<br>resistors  | PTA2 and PTA3 pin   | _                                  | 30.0                 | _                    | 60.0                 | kΩ   |
| I <sub>IC</sub>              | D         | DC injection   | Single pin limit  | $V_{\rm IN} < V_{\rm SS},$         | -0.2                 | —                    | 2                    | mA   |
|                              |           | current <sup>4, 5, 6</sup>                                   | Total MCU limit,<br>includes sum of all<br>stressed pins                          | V <sub>IN</sub> > V <sub>DD</sub>  | -5                   | _                    | 25                   |      |
| C <sub>In</sub>              | С         | Input cap  | bacitance, all pins   | —                                  | —                    | _                    | 7                    | pF   |
| V <sub>RAM</sub>             | С         | RAM re   | etention voltage  | _                                  | 2.0                  |                      | —                    | V    |

### Table 2. DC characteristics (continued)


1. Typical values are measured at 25 °C. Characterized, not tested.


2. Only PTB4, PTB5, PTD0, PTD1 support ultra high current output.

- 3. The specified resistor value is the actual value internal to the device. The pullup value may appear higher when measured externally on the pin.
- 4. All functional non-supply pins, except for , are internally clamped to  $V_{SS}$  and  $V_{DD}$ .
- 5. Input must be current-limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive and negative clamp voltages, then use the large one.

#### MC9S08PA16 Series Data Sheet, Rev. 3, 06/2015








I<sub>OL</sub>(mA)

Figure 7. Typical I<sub>OL</sub> Vs. V<sub>OL</sub> (high drive strength) (V<sub>DD</sub> = 5 V)



I<sub>OL</sub>(mA)

Figure 8. Typical  $I_{OL}$  Vs.  $V_{OL}$  (high drive strength) ( $V_{DD}$  = 3 V)



| Num | С | Parameter           | Symbol | Bus Freq | V <sub>DD</sub> (V) | Typical <sup>1</sup> | Max | Unit | Temp          |
|-----|---|---------------------|--------|----------|---------------------|----------------------|-----|------|---------------|
|     | С | ADLPC = 1           |        |          | 3                   | 39                   | _   |      |               |
|     |   | ADLSMP = 1          |        |          |                     |                      |     |      |               |
|     |   | ADCO = 1            |        |          |                     |                      |     |      |               |
|     |   | MODE = 10B          |        |          |                     |                      |     |      |               |
|     |   | ADICLK = 11B        |        |          |                     |                      |     |      |               |
| 8   | С | LVD adder to stop34 | —      | _        | 5                   | 128                  | _   | μA   | -40 to 105 °C |
|     | С |                     |        |          | 3                   | 124                  | _   |      |               |

Table 4. Supply current characteristics (continued)

1. Data in Typical column was characterized at 5.0 V, 25 °C or is typical recommended value.

2. RTC adder cause <1 µA I<sub>DD</sub> increase typically, RTC clock source is 1kHz LPO clock.

3. ACMP adder cause <10  $\mu$ A I<sub>DD</sub> increase typically.

4. LVD is periodically woken up from stop3 by 5% duty cycle. The period is equal to or less than 2 ms.

## 5.1.3 EMC performance

Electromagnetic compatibility (EMC) performance is highly dependent on the environment in which the MCU resides. Board design and layout, circuit topology choices, location and characteristics of external components as well as MCU software operation all play a significant role in EMC performance. The system designer should consult Freescale applications notes such as AN2321, AN1050, AN1263, AN2764, and AN1259 for advice and guidance specifically targeted at optimizing EMC performance.

## 5.1.3.1 EMC radiated emissions operating behaviors

# Table 5. EMC radiated emissions operating behaviors for 44-pin LQFP package

| Symbol              | Description                        | Frequency<br>band (MHz) | Тур. | Unit | Notes |
|---------------------|------------------------------------|-------------------------|------|------|-------|
| V <sub>RE1</sub>    | Radiated emissions voltage, band 1 | 0.15–50                 | 8    | dBµV | 1, 2  |
| V <sub>RE2</sub>    | Radiated emissions voltage, band 2 | 50–150                  | 8    | dBµV |       |
| V <sub>RE3</sub>    | Radiated emissions voltage, band 3 | 150–500                 | 8    | dBµV |       |
| V <sub>RE4</sub>    | Radiated emissions voltage, band 4 | 500–1000                | 5    | dBµV |       |
| V <sub>RE_IEC</sub> | IEC level                          | 0.15–1000               | N    | —    | 2, 3  |

 Determined according to IEC Standard 61967-1, Integrated Circuits - Measurement of Electromagnetic Emissions, 150 kHz to 1 GHz Part 1: General Conditions and Definitions and IEC Standard 61967-2, Integrated Circuits - Measurement of Electromagnetic Emissions, 150 kHz to 1 GHz Part 2: Measurement of Radiated Emissions – TEM Cell and Wideband TEM Cell Method. Measurements were made while the microcontroller was running basic application code. The reported emission level is the value of the maximum measured emission, rounded up to the next whole number, from among the measured orientations in each frequency range.

2.  $V_{DD} = 5.0 \text{ V}, \text{ T}_{A} = 25 \text{ °C}, \text{ } f_{OSC} = 10 \text{ MHz} \text{ (crystal)}, \text{ } f_{SYS} = 20 \text{ MHz}, \text{ } f_{BUS} = 20 \text{ MHz}$ 

3. Specified according to Annex D of IEC Standard 61967-2, Measurement of Radiated Emissions – TEM Cell and Wideband TEM Cell Method

#### MC9S08PA16 Series Data Sheet, Rev. 3, 06/2015



## 5.2.3 FTM module timing

Synchronizer circuits determine the shortest input pulses that can be recognized or the fastest clock that can be used as the optional external source to the timer counter. These synchronizers operate from the current bus rate clock.

| No. | С | Function                     | Symbol            | Min | Max                 | Unit             |
|-----|---|------------------------------|-------------------|-----|---------------------|------------------|
| 1   | D | External clock<br>frequency  | f <sub>TCLK</sub> | 0   | f <sub>Bus</sub> /4 | Hz               |
| 2   | D | External clock period        | t <sub>TCLK</sub> | 4   | _                   | t <sub>cyc</sub> |
| 3   | D | External clock<br>high time  | t <sub>clkh</sub> | 1.5 | —                   | t <sub>cyc</sub> |
| 4   | D | External clock<br>low time   | t <sub>clkl</sub> | 1.5 | —                   | t <sub>cyc</sub> |
| 5   | D | Input capture<br>pulse width | t <sub>ICPW</sub> | 1.5 | _                   | t <sub>cyc</sub> |

 Table 8.
 FTM input timing




Figure 13. Timer external clock




Figure 14. Timer input capture pulse



## 5.3 Thermal specifications

## 5.3.1 Thermal characteristics

This section provides information about operating temperature range, power dissipation, and package thermal resistance. Power dissipation on I/O pins is usually small compared to the power dissipation in on-chip logic and voltage regulator circuits, and it is user-determined rather than being controlled by the MCU design. To take  $P_{I/O}$  into account in power calculations, determine the difference between actual pin voltage and  $V_{SS}$  or  $V_{DD}$  and multiply by the pin current for each I/O pin. Except in cases of unusually high pin current (heavy loads), the difference between pin voltage and  $V_{SS}$  or  $V_{DD}$  will be very small.

| Rating                                 | Symbol                      | Value                     | Unit |
|--|-----------------------------|---------------------------|------|
| Operating temperature range (packaged) | T <sub>A</sub> <sup>1</sup> | $T_L$ to $T_H$ -40 to 105 | °C   |
| Junction temperature range             | TJ                          | -40 to 150                | °C   |
|  | Thermal resistance          | e single-layer board      |      |
| 44-pin LQFP                            | R <sub>θJA</sub>            | 76                        | °C/W |
| 32-pin LQFP                            | R <sub>θJA</sub>            | 88                        | °C/W |
| 20-pin SOIC                            | R <sub>θJA</sub>            | 82                        | °C/W |
| 20-pin TSSOP                           | R <sub>θJA</sub>            | 116                       | °C/W |
| 16-pin TSSOP                           | R <sub>θJA</sub>            | 130                       | °C/W |
|  | Thermal resistand           | ce four-layer board       |      |
| 44-pin LQFP                            | R <sub>θJA</sub>            | 54                        | °C/W |
| 32-pin LQFP                            | R <sub>θJA</sub>            | 59                        | °C/W |
| 20-pin SOIC                            | R <sub>θJA</sub>            | 54                        | °C/W |
| 20-pin TSSOP                           | R <sub>θJA</sub>            | 76 °C/W                   |      |
| 16-pin TSSOP                           | R <sub>0JA</sub>            | 87                        | °C/W |

### Table 9. Thermal characteristics

1. Maximum  $T_A$  can be exceeded only if the user ensures that  $T_J$  does not exceed the maximum. The simplest method to determine  $T_J$  is:  $T_J = T_A + R_{\theta JA} x$  chip power dissipation.

## 6 Peripheral operating requirements and behaviors



# Table 10. XOSC and ICS specifications (temperature range = -40 to 105 °C ambient) (continued)

| N | um | С | Characteristic   | Symbol              | Min | Typical <sup>1</sup> | Max | Unit              |
|---|----|---|--|---------------------|-----|----------------------|-----|-------------------|
| 1 | 3  | С | Long term jitter of DCO output clock<br>(averaged over 2 ms interval) <sup>8</sup> | C <sub>Jitter</sub> | _   | 0.02                 | 0.2 | %f <sub>dco</sub> |

- 1. Data in Typical column was characterized at 5.0 V, 25 °C or is typical recommended value.
- 2. When ICS is configured for FEE or FBE mode, input clock source must be divisible using RDIV to within the range of 31.25 kHz to 39.0625 kHz.
- 3. See crystal or resonator manufacturer's recommendation.
- Load capacitors (C<sub>1</sub>,C<sub>2</sub>), feedback resistor (R<sub>F</sub>) and series resistor (R<sub>S</sub>) are incorporated internally when RANGE = HGO = 0.
- 5. This parameter is characterized and not tested on each device.
- 6. Proper PC board layout procedures must be followed to achieve specifications.
- 7. This specification applies to any time the FLL reference source or reference divider is changed, trim value changed, or changing from FLL disabled (FBELP, FBILP) to FLL enabled (FEI, FEE, FBE, FBI). If a crystal/resonator is being used as the reference, this specification assumes it is already running.
- Jitter is the average deviation from the programmed frequency measured over the specified interval at maximum f<sub>Bus</sub>. Measurements are made with the device powered by filtered supplies and clocked by a stable external clock signal. Noise injected into the FLL circuitry via V<sub>DD</sub> and V<sub>SS</sub> and variation in crystal oscillator frequency increase the C<sub>Jitter</sub> percentage for a given interval.




Figure 15. Typical crystal or resonator circuit

## 6.2 NVM specifications

This section provides details about program/erase times and program/erase endurance for the flash and EEPROM memories.

| С | Characteristic                                       | Symbol                  | Min <sup>1</sup> | Typical <sup>2</sup> | Max <sup>3</sup> | Unit <sup>4</sup> |
|---|--|-------------------------|------------------|----------------------|------------------|-------------------|
| D | Supply voltage for program/erase -40 °C<br>to 105 °C | V <sub>prog/erase</sub> | 2.7              | —                    | 5.5              | V                 |
| D | Supply voltage for read operation                    | V <sub>Read</sub>       | 2.7              |                      | 5.5              | V                 |

Table 11. Flash characteristics

Table continues on the next page...

#### MC9S08PA16 Series Data Sheet, Rev. 3, 06/2015



## 6.3 Analog

## 6.3.1 ADC characteristics

### Table 12. 5 V 12-bit ADC operating conditions

| Characteri<br>stic               | Conditions   | Symb              | Min               | Typ <sup>1</sup> | Max               | Unit | Comment            |
|----------------------------------|--|-------------------|-------------------|------------------|-------------------|------|--------------------|
| Supply                           | Absolute   | V <sub>DDA</sub>  | 2.7               | —                | 5.5               | V    | —                  |
| voltage                          | Delta to V <sub>DD</sub> (V <sub>DD</sub> -V <sub>DDAD</sub> )       | $\Delta V_{DDA}$  | -100              | 0                | +100              | mV   |                    |
| Ground<br>voltage                | Delta to $V_{SS} (V_{SS} - V_{SSA})^2$                               | ΔV <sub>SSA</sub> | -100              | 0                | +100              | mV   |                    |
| Input<br>voltage                 |  | V <sub>ADIN</sub> | V <sub>REFL</sub> | -                | V <sub>REFH</sub> | V    |                    |
| Input<br>capacitance             |  | C <sub>ADIN</sub> | _                 | 4.5              | 5.5               | pF   |                    |
| Input<br>resistance              |  | R <sub>ADIN</sub> | _                 | 3                | 5                 | kΩ   | —                  |
| Analog<br>source                 | <ul> <li>12-bit mode</li> <li>f<sub>ADCK</sub> &gt; 4 MHz</li> </ul> | R <sub>AS</sub>   | _                 | _                | 2                 | kΩ   | External to<br>MCU |
| resistance                       | • f <sub>ADCK</sub> < 4 MHz  |                   | —                 | _                | 5                 |      |                    |
|                                  | <ul> <li>10-bit mode</li> <li>f<sub>ADCK</sub> &gt; 4 MHz</li> </ul> |                   | —                 | -                | 5                 |      |                    |
|                                  | • f <sub>ADCK</sub> < 4 MHz  |                   |                   | _                | 10                |      |                    |
|                                  | 8-bit mode   |                   | —                 | -                | 10                |      |                    |
|                                  | (all valid f <sub>ADCK</sub> )                                       |                   |                   |                  |                   |      |                    |
| ADC                              | High speed (ADLPC=0)   | f <sub>ADCK</sub> | 0.4               | —                | 8.0               | MHz  | _                  |
| conversion<br>clock<br>frequency | Low power (ADLPC=1)  |                   | 0.4               | —                | 4.0               |      |                    |

1. Typical values assume  $V_{DDA} = 5.0 \text{ V}$ , Temp = 25°C,  $f_{ADCK}=1.0 \text{ MHz}$  unless otherwise stated. Typical values are for reference only and are not tested in production.

2. DC potential difference.



#### rempheral operating requirements and behaviors




Figure 16. ADC input impedance equivalency diagram

| Table 13. | 12-bit ADC | Characteristics | (V <sub>REFH</sub> = | V <sub>DDA</sub> , V <sub>REFL</sub> : | = V <sub>SSA</sub> ) |
|-----------|------------|-----------------|----------------------|--|----------------------|
|-----------|------------|-----------------|----------------------|--|----------------------|

| Characteristic                   | Conditions                | С | Symb               | Min | Typ <sup>1</sup> | Max | Unit |
|----------------------------------|---------------------------|---|--------------------|-----|------------------|-----|------|
| Supply current                   |                           | Т | I <sub>DDA</sub>   | _   | 133              | —   | μA   |
| ADLPC = 1                        |                           |   |                    |     |                  |     |      |
| ADLSMP = 1                       |                           |   |                    |     |                  |     |      |
| ADCO = 1                         |                           |   |                    |     |                  |     |      |
| Supply current                   |                           | Т | I <sub>DDA</sub>   | _   | 218              | —   | μA   |
| ADLPC = 1                        |                           |   |                    |     |                  |     |      |
| ADLSMP = 0                       |                           |   |                    |     |                  |     |      |
| ADCO = 1                         |                           |   |                    |     |                  |     |      |
| Supply current                   |                           | Т | I <sub>DDA</sub>   | —   | 327              | —   | μA   |
| ADLPC = 0                        |                           |   |                    |     |                  |     |      |
| ADLSMP = 1                       |                           |   |                    |     |                  |     |      |
| ADCO = 1                         |                           |   |                    |     |                  |     |      |
| Supply current                   |                           | Т | I <sub>DDAD</sub>  | _   | 582              | 990 | μA   |
| ADLPC = 0                        |                           |   |                    |     |                  |     |      |
| ADLSMP = 0                       |                           |   |                    |     |                  |     |      |
| ADCO = 1                         |                           |   |                    |     |                  |     |      |
| Supply current                   | Stop, reset, module off   | Т | I <sub>DDA</sub>   | -   | 0.011            | 1   | μA   |
| ADC asynchronous<br>clock source | High speed (ADLPC<br>= 0) | Р | f <sub>ADACK</sub> | 2   | 3.3              | 5   | MHz  |

Table continues on the next page...



| Characteristic                         | Conditions                   | С | Symb                | Min  | Typ <sup>1</sup>                  | Мах   | Unit             |
|--|------------------------------|---|---------------------|------|-----------------------------------|-------|------------------|
|  | Low power (ADLPC<br>= 1)     |   |                     | 1.25 | 2                                 | 3.3   |                  |
| Conversion time<br>(including sample   | Short sample<br>(ADLSMP = 0) | Т | t <sub>ADC</sub>    | _    | 20                                | _     | ADCK<br>cycles   |
| time)                                  | Long sample<br>(ADLSMP = 1)  |   |                     | —    | 40                                | —     |                  |
| Sample time                            | Short sample<br>(ADLSMP = 0) | Т | t <sub>ADS</sub>    | —    | 3.5                               | _     | ADCK<br>cycles   |
|  | Long sample<br>(ADLSMP = 1)  |   |                     | _    | 23.5                              | —     |                  |
| Total unadjusted<br>Error <sup>2</sup> | 12-bit mode                  | Т | E <sub>TUE</sub>    | —    | ±5.0                              | _     | LSB <sup>3</sup> |
|  | 10-bit mode                  | Р |                     | _    | ±1.5                              | ±2.0  |                  |
|  | 8-bit mode                   | Р |                     | _    | ±0.7                              | ±1.0  |                  |
| Differential Non-<br>Linearity         | 12-bit mode                  | Т | DNL                 | —    | ±1.0                              | _     | LSB <sup>3</sup> |
|  | 10-bit mode <sup>4</sup>     | Р |                     | _    | ±0.25                             | ±0.5  |                  |
|  | 8-bit mode <sup>4</sup>      | Р |                     |      | ±0.15                             | ±0.25 |                  |
| Integral Non-Linearity                 | 12-bit mode                  | Т | INL                 |      | ±1.0                              | —     | LSB <sup>3</sup> |
|  | 10-bit mode                  | Т |                     | _    | ±0.3                              | ±0.5  |                  |
|  | 8-bit mode                   | Т |                     |      | ±0.15                             | ±0.25 |                  |
| Zero-scale error <sup>5</sup>          | 12-bit mode                  | С | E <sub>ZS</sub>     |      | ±2.0                              | —     | LSB <sup>3</sup> |
|  | 10-bit mode                  | Р |                     |      | ±0.25                             | ±1.0  | 1                |
|  | 8-bit mode                   | Р |                     |      | ±0.65                             | ±1.0  |                  |
| Full-scale error <sup>6</sup>          | 12-bit mode                  | Т | E <sub>FS</sub>     |      | ±2.5                              | —     | LSB <sup>3</sup> |
|  | 10-bit mode                  | Т |                     |      | ±0.5                              | ±1.0  | ]                |
|  | 8-bit mode                   | Т |                     |      | ±0.5                              | ±1.0  |                  |
| Quantization error                     | ≤12 bit modes                | D | EQ                  |      | —                                 | ±0.5  | LSB <sup>3</sup> |
| Input leakage error <sup>7</sup>       | all modes                    | D | E <sub>IL</sub>     |      | I <sub>In</sub> * R <sub>AS</sub> |       | mV               |
| Temp sensor slope                      | -40°C– 25°C                  | D | m                   | —    | 3.266                             | _     | mV/°C            |
|  | 25°C– 125°C                  |   |                     | _    | 3.638                             | _     | 1                |
| Temp sensor voltage                    | 25°C                         | D | V <sub>TEMP25</sub> |      | 1.396                             | _     | V                |

## Table 13. 12-bit ADC Characteristics ( $V_{REFH} = V_{DDA}$ , $V_{REFL} = V_{SSA}$ ) (continued)

1. Typical values assume  $V_{DDA} = 5.0 \text{ V}$ , Temp = 25°C,  $f_{ADCK}=1.0 \text{ MHz}$  unless otherwise stated. Typical values are for reference only and are not tested in production.

2. Includes quantization.

- 3. 1 LSB =  $(V_{REFH} V_{REFL})/2^N$
- 4. Monotonicity and no-missing-codes guaranteed in 10-bit and 8-bit modes
- 5.  $V_{ADIN} = V_{SSA}$
- 6.  $V_{ADIN} = V_{DDA}$
- 7. I<sub>In</sub> = leakage current (refer to DC characteristics)

rempheral operating requirements and behaviors

## 6.3.2 Analog comparator (ACMP) electricals Table 14. Comparator electrical specifications

| С | Characteristic                        | Symbol           | Min                   | Typical | Max              | Unit |
|---|---------------------------------------|------------------|-----------------------|---------|------------------|------|
| D | Supply voltage                        | $V_{DDA}$        | 2.7                   | —       | 5.5              | V    |
| Т | Supply current (Operation mode)       | I <sub>DDA</sub> |                       | 10      | 20               | μA   |
| D | Analog input voltage                  | V <sub>AIN</sub> | V <sub>SS</sub> - 0.3 | _       | V <sub>DDA</sub> | V    |
| Р | Analog input offset voltage           | V <sub>AIO</sub> |                       |         | 40               | mV   |
| С | Analog comparator hysteresis (HYST=0) | V <sub>H</sub>   | _                     | 15      | 20               | mV   |
| С | Analog comparator hysteresis (HYST=1) | V <sub>H</sub>   |                       | 20      | 30               | mV   |
| Т | Supply current (Off mode)             | IDDAOFF          | —                     | 60      | —                | nA   |
| С | Propagation Delay                     | t <sub>D</sub>   |                       | 0.4     | 1                | μs   |

## 6.4 Communication interfaces

## 6.4.1 SPI switching specifications

The serial peripheral interface (SPI) provides a synchronous serial bus with master and slave operations. Many of the transfer attributes are programmable. The following tables provide timing characteristics for classic SPI timing modes. Refer to the SPI chapter of the chip's reference manual for information about the modified transfer formats used for communicating with slower peripheral devices. All timing is shown with respect to 20%  $V_{DD}$  and 70%  $V_{DD}$ , unless noted, and 100 pF load on all SPI pins. All timing assumes high drive strength is enabled for SPI output pins.

| Nu | Symbol              | Description                    | Min.                   | Max.                    | Unit               | Comment                              |
|----|---------------------|--------------------------------|------------------------|-------------------------|--------------------|--------------------------------------|
| m. |                     |                                |                        |                         |                    |                                      |
| 1  | f <sub>op</sub>     | Frequency of operation         | f <sub>Bus</sub> /2048 | f <sub>Bus</sub> /2     | Hz                 | f <sub>Bus</sub> is the bus<br>clock |
| 2  | t <sub>SPSCK</sub>  | SPSCK period                   | 2 x t <sub>Bus</sub>   | 2048 x t <sub>Bus</sub> | ns                 | $t_{Bus} = 1/f_{Bus}$                |
| 3  | t <sub>Lead</sub>   | Enable lead time               | 1/2                    | —                       | t <sub>SPSCK</sub> | —                                    |
| 4  | t <sub>Lag</sub>    | Enable lag time                | 1/2                    | _                       | t <sub>SPSCK</sub> | —                                    |
| 5  | t <sub>WSPSCK</sub> | Clock (SPSCK) high or low time | t <sub>Bus</sub> - 30  | 1024 x t <sub>Bus</sub> | ns                 | —                                    |
| 6  | t <sub>SU</sub>     | Data setup time (inputs)       | 15                     | —                       | ns                 | —                                    |
| 7  | t <sub>HI</sub>     | Data hold time (inputs)        | 0                      | —                       | ns                 | —                                    |
| 8  | t <sub>v</sub>      | Data valid (after SPSCK edge)  |                        | 25                      | ns                 | —                                    |
| 9  | t <sub>HO</sub>     | Data hold time (outputs)       | 0                      | —                       | ns                 | —                                    |
| 10 | t <sub>RI</sub>     | Rise time input                | _                      | t <sub>Bus</sub> - 25   | ns                 | —                                    |

Table 15. SPI master mode timing


Table continues on the next page...



#### Peripheral operating requirements and behaviors


| Nu<br>m. | Symbol          | Description      | Min. | Max. | Unit | Comment |
|----------|-----------------|------------------|------|------|------|---------|
|          | t <sub>FI</sub> | Fall time input  |      |      |      |         |
| 11       | t <sub>RO</sub> | Rise time output | —    | 25   | ns   | —       |
|          | t <sub>FO</sub> | Fall time output |      |      |      |         |

Table 15. SPI master mode timing (continued)



1. If configured as an output.

2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.



#### Figure 17. SPI master mode timing (CPHA=0)

2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.


## Figure 18. SPI master mode timing (CPHA=1)



#### rempheral operating requirements and behaviors

| Nu<br>m. | Symbol              | Description                    | Min.                  | Max.                  | Unit             | Comment   |
|----------|---------------------|--------------------------------|-----------------------|-----------------------|------------------|---|
| 1        | f <sub>op</sub>     | Frequency of operation         | 0                     | f <sub>Bus</sub> /4   | Hz               | f <sub>Bus</sub> is the bus clock as defined in . |
| 2        | t <sub>SPSCK</sub>  | SPSCK period                   | 4 x t <sub>Bus</sub>  | —                     | ns               | $t_{Bus} = 1/f_{Bus}$                             |
| 3        | t <sub>Lead</sub>   | Enable lead time               | 1                     | —                     | t <sub>Bus</sub> | —   |
| 4        | t <sub>Lag</sub>    | Enable lag time                | 1                     | —                     | t <sub>Bus</sub> | _   |
| 5        | t <sub>WSPSCK</sub> | Clock (SPSCK) high or low time | t <sub>Bus</sub> - 30 | —                     | ns               | —   |
| 6        | t <sub>SU</sub>     | Data setup time (inputs)       | 15                    | —                     | ns               | _   |
| 7        | t <sub>HI</sub>     | Data hold time (inputs)        | 25                    | —                     | ns               | _   |
| 8        | t <sub>a</sub>      | Slave access time              | —                     | t <sub>Bus</sub>      | ns               | Time to data active from<br>high-impedance state  |
| 9        | t <sub>dis</sub>    | Slave MISO disable time        | —                     | t <sub>Bus</sub>      | ns               | Hold time to high-<br>impedance state             |
| 10       | t <sub>v</sub>      | Data valid (after SPSCK edge)  |                       | 25                    | ns               | _   |
| 11       | t <sub>HO</sub>     | Data hold time (outputs)       | 0                     | —                     | ns               | _   |
| 12       | t <sub>RI</sub>     | Rise time input                | —                     | t <sub>Bus</sub> - 25 | ns               | _   |
|          | t <sub>FI</sub>     | Fall time input                |                       |                       |                  |   |
| 13       | t <sub>RO</sub>     | Rise time output               | _                     | 25                    | ns               | —   |
|          | t <sub>FO</sub>     | Fall time output               |                       |                       |                  |   |

## Table 16. SPI slave mode timing










Figure 20. SPI slave mode timing (CPHA=1)

## 7 Dimensions

## 7.1 Obtaining package dimensions

Package dimensions are provided in package drawings.

To find a package drawing, go to freescale.com and perform a keyword search for the drawing's document number:

| If you want the drawing for this package | Then use this document number |
|--|-------------------------------|
| 16-pin TSSOP                             | 98ASH70247A                   |
| 20-pin SOIC                              | 98ASB42343B                   |
| 20-pin TSSOP                             | 98ASH70169A                   |
| 32-pin LQFP                              | 98ASH70029A                   |
| 44-pin LQFP                              | 98ASS23225W                   |



# 8 Pinout

## 8.1 Signal multiplexing and pin assignments


The following table shows the signals available on each pin and the locations of these pins on the devices supported by this document. The Port Control Module is responsible for selecting which ALT functionality is available on each pin.

| Pin Number |         |          | Lowest Priority <> Highest |                   |        |            |                  |                   |
|------------|---------|----------|----------------------------|-------------------|--------|------------|------------------|-------------------|
| 44-LQFP    | 32-LQFP | 20-TSSOP | 16-TSSOP                   | Port Pin          | Alt 1  | Alt 2      | Alt 3            | Alt 4             |
| 1          | 1       | _        | —                          | PTD1 <sup>1</sup> |        | FTM2CH3    |                  |                   |
| 2          | 2       | _        | _                          | PTD0 <sup>1</sup> |        | FTM2CH2    | _                |                   |
| 3          | _       |          | —                          | PTE4              | _      | TCLK2      | _                | _                 |
| 4          |         |          |                            | PTE3              |        | BUSOUT     |                  |                   |
| 5          | 3       | 3        | 3                          |                   | _      | —          | _                | V <sub>DD</sub>   |
| 6          | 4       | _        | —                          |                   | _      | —          | V <sub>DDA</sub> | V <sub>REFH</sub> |
| 7          | 5       | _        | —                          |                   | _      | _          | V <sub>SSA</sub> | V <sub>REFL</sub> |
| 8          | 6       | 4        | 4                          |                   | —      | _          | —                | V <sub>SS</sub>   |
| 9          | 7       | 5        | 5                          | PTB7              | —      | _          | SCL              | EXTAL             |
| 10         | 8       | 6        | 6                          | PTB6              | —      | _          | SDA              | XTAL              |
| 11         | —       | _        | —                          |                   | —      | _          | —                | Vss               |
| 12         | 9       | 7        | 7                          | PTB5 <sup>1</sup> | —      | FTM2CH5    | SS0              | _                 |
| 13         | 10      | 8        | 8                          | PTB4 <sup>1</sup> | —      | FTM2CH4    | MISO0            | _                 |
| 14         | 11      | 9        | —                          | PTC3              | —      | FTM2CH3    | ADP11            | _                 |
| 15         | 12      | 10       | —                          | PTC2              | —      | FTM2CH2    | ADP10            | _                 |
| 16         | _       | —        | —                          | PTD7              | —      | _          | _                | _                 |
| 17         | —       | _        | —                          | PTD6              | —      | _          | —                | _                 |
| 18         | —       |          | —                          | PTD5              | —      | _          | —                | —                 |
| 19         | 13      | 11       | —                          | PTC1              | _      | FTM2CH1    | ADP9             | _                 |
| 20         | 14      | 12       | —                          | PTC0              | —      | FTM2CH0    | ADP8             | —                 |
| 21         | 15      | 13       | 9                          | PTB3              | KBI0P7 | MOSI0      | ADP7             | _                 |
| 22         | 16      | 14       | 10                         | PTB2              | KBI0P6 | SPSCK0     | ADP6             | —                 |
| 23         | 17      | 15       | 11                         | PTB1              | KBI0P5 | TXD0       | ADP5             | _                 |
| 24         | 18      | 16       | 12                         | PTB0              | KBI0P4 | RXD0       | ADP4             | _                 |
| 25         | 19      | —        | —                          | PTA7              | _      | FTM2FAULT2 | ADP3             | _                 |
| 26         | 20      |          | —                          | PTA6              | _      | FTM2FAULT1 | ADP2             | _                 |
| 27         | _       | —        | —                          | _                 | _      | _          | _                | Vss               |
| 28         | _       | _        | —                          | —                 | _      | _          | _                | V <sub>DD</sub>   |

Table 17. Pin availability by package pin-count

Table continues on the next page...





Pins in **bold** are not available on less pin-count packages. 1. High source/sink current pins

2. True open drain pins

## Figure 24. MC9S08PA16 16-pin TSSOP package

# 9 Revision history

The following table provides a revision history for this document.

| Rev. No. | Date    | Substantial Changes   |
|----------|---------|---|
| 1        | 10/2012 | Initial public release  |
| 2        | 09/2014 | <ul> <li>Updated V<sub>OH</sub> and V<sub>OL</sub> in DC characteristics</li> <li>Updated footnote on the S3I<sub>DD</sub> in Supply current characteristics</li> <li>Added EMC radiated emissions operating behaviors</li> <li>Updated the typical of f<sub>int_t</sub> to 31.25 kHz and updated footnote to t<sub>Acquire</sub> in External oscillator (XOSC) and ICS characteristics</li> <li>Updated the assumption for all the timing values in SPI switching specifications</li> <li>Updated the rating descriptions for t<sub>Rise</sub> and t<sub>Fall</sub> in Control timing</li> <li>Updated the part number format to add new field for new part numbers in Fields</li> </ul> |
| 3        | 06/2015 | <ul> <li>Corrected the Min. of the t<sub>extrst</sub> in Control timing</li> <li>Updated Thermal characteristics to add footnote to the T<sub>A</sub> and removed redundant information.Updated the symbol of θ<sub>JA</sub> to R<sub>θJA</sub>.</li> </ul>   |

## Table 18. Revision history



#### How to Reach Us:

Home Page: freescale.com

Web Support: freescale.com/support Information in this document is provided solely to enable system and software implementers to use Freescale products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. Freescale reserves the right to make changes without further notice to any products herein.

Freescale makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. Freescale does not convey any license under its patent rights nor the rights of others. Freescale sells products pursuant to standard terms and conditions of sale, which can be found at the following address: freescale.com/SalesTermsandConditions.

Freescale and the Freescale logo are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. All other product or service names are the property of their respective owners. All rights reserved.

© 2011-2015 Freescale Semiconductor, Inc.

Document Number MC9S08PA16 Revision 3, 06/2015

