




Welcome to [E-XFL.COM](https://www.e-xfl.com)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |                                                                                                                                                           |
|----------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status             | Active                                                                                                                                                    |
| Core Processor             | S08                                                                                                                                                       |
| Core Size                  | 8-Bit                                                                                                                                                     |
| Speed                      | 20MHz                                                                                                                                                     |
| Connectivity               | I <sup>2</sup> C, LINbus, SPI, UART/USART                                                                                                                 |
| Peripherals                | LVD, POR, PWM, WDT                                                                                                                                        |
| Number of I/O              | 18                                                                                                                                                        |
| Program Memory Size        | 16KB (16K x 8)                                                                                                                                            |
| Program Memory Type        | FLASH                                                                                                                                                     |
| EEPROM Size                | 256 x 8                                                                                                                                                   |
| RAM Size                   | 2K x 8                                                                                                                                                    |
| Voltage - Supply (Vcc/Vdd) | 2.7V ~ 5.5V                                                                                                                                               |
| Data Converters            | A/D 12x12b                                                                                                                                                |
| Oscillator Type            | Internal                                                                                                                                                  |
| Operating Temperature      | -40°C ~ 105°C (TA)                                                                                                                                        |
| Mounting Type              | Surface Mount                                                                                                                                             |
| Package / Case             | 20-SOIC (0.295", 7.50mm Width)                                                                                                                            |
| Supplier Device Package    | 20-SOIC                                                                                                                                                   |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/nxp-semiconductors/mc9s08pa16vwj">https://www.e-xfl.com/product-detail/nxp-semiconductors/mc9s08pa16vwj</a> |

This device contains circuitry protecting against damage due to high static voltage or electrical fields; however, it is advised that normal precautions be taken to avoid application of any voltages higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (for instance, either  $V_{SS}$  or  $V_{DD}$ ) or the programmable pullup resistor associated with the pin is enabled.

| Symbol    | Description                                                                             | Min.           | Max.           | Unit |
|-----------|-----------------------------------------------------------------------------------------|----------------|----------------|------|
| $V_{DD}$  | Supply voltage                                                                          | -0.3           | 6.0            | V    |
| $I_{DD}$  | Maximum current into $V_{DD}$                                                           | —              | 120            | mA   |
| $V_{DIO}$ | Digital input voltage (except RESET, EXTAL, XTAL, or true open drain pin PTA2 and PTA3) | -0.3           | $V_{DD} + 0.3$ | V    |
|           | Digital input voltage (true open drain pin PTA2 and PTA3)                               | -0.3           | 6              | V    |
| $V_{AIO}$ | Analog <sup>1</sup> , RESET, EXTAL, and XTAL input voltage                              | -0.3           | $V_{DD} + 0.3$ | V    |
| $I_D$     | Instantaneous maximum current single pin limit (applies to all port pins)               | -25            | 25             | mA   |
| $V_{DDA}$ | Analog supply voltage                                                                   | $V_{DD} - 0.3$ | $V_{DD} + 0.3$ | V    |

1. All digital I/O pins, except open-drain pin PTA2 and PTA3, are internally clamped to  $V_{SS}$  and  $V_{DD}$ . PTA2 and PTA3 is only clamped to  $V_{SS}$ .

## 5 General

### 5.1 Nonswitching electrical specifications

#### 5.1.1 DC characteristics

This section includes information about power supply requirements and I/O pin characteristics.

**Table 2. DC characteristics**

| Symbol   | C | Descriptions        |                                                           |                           | Min            | Typical <sup>1</sup> | Max | Unit |
|----------|---|---------------------|-----------------------------------------------------------|---------------------------|----------------|----------------------|-----|------|
| —        | — | Operating voltage   |                                                           | —                         | 2.7            | —                    | 5.5 | V    |
| $V_{OH}$ | C | Output high voltage | All I/O pins, standard-drive strength                     | 5 V, $I_{load} = -5$ mA   | $V_{DD} - 0.8$ | —                    | —   | V    |
|          | C |                     |                                                           | 3 V, $I_{load} = -2.5$ mA | $V_{DD} - 0.8$ | —                    | —   | V    |
|          | C |                     | High current drive pins, high-drive strength <sup>2</sup> | 5 V, $I_{load} = -20$ mA  | $V_{DD} - 0.8$ | —                    | —   | V    |
|          | C |                     |                                                           | 3 V, $I_{load} = -10$ mA  | $V_{DD} - 0.8$ | —                    | —   | V    |

Table continues on the next page...

**Table 2. DC characteristics (continued)**

| Symbol                       | C | Descriptions                                              |                                                                          |                                                                          | Min                    | Typical <sup>1</sup> | Max                    | Unit |
|------------------------------|---|-----------------------------------------------------------|--------------------------------------------------------------------------|--------------------------------------------------------------------------|------------------------|----------------------|------------------------|------|
| I <sub>OHT</sub>             | D | Output high current                                       | Max total I <sub>OH</sub> for all ports                                  | 5 V                                                                      | —                      | —                    | -100                   | mA   |
|                              |   |                                                           |                                                                          | 3 V                                                                      | —                      | —                    | -50                    |      |
| V <sub>OL</sub>              | C | Output low voltage                                        | All I/O pins, standard-drive strength                                    | 5 V, I <sub>load</sub> = 5 mA                                            | —                      | —                    | 0.8                    | V    |
|                              | C |                                                           |                                                                          | 3 V, I <sub>load</sub> = 2.5 mA                                          | —                      | —                    | 0.8                    | V    |
|                              | C | High current drive pins, high-drive strength <sup>2</sup> |                                                                          | 5 V, I <sub>load</sub> = 20 mA                                           | —                      | —                    | 0.8                    | V    |
|                              | C |                                                           |                                                                          | 3 V, I <sub>load</sub> = 10 mA                                           | —                      | —                    | 0.8                    | V    |
| I <sub>OLT</sub>             | D | Output low current                                        | Max total I <sub>OL</sub> for all ports                                  | 5 V                                                                      | —                      | —                    | 100                    | mA   |
|                              |   |                                                           |                                                                          | 3 V                                                                      | —                      | —                    | 50                     |      |
| V <sub>IH</sub>              | P | Input high voltage                                        | All digital inputs                                                       | V <sub>DD</sub> > 4.5V                                                   | 0.70 × V <sub>DD</sub> | —                    | —                      | V    |
|                              | C |                                                           |                                                                          | V <sub>DD</sub> > 2.7V                                                   | 0.75 × V <sub>DD</sub> | —                    | —                      |      |
| V <sub>IL</sub>              | P | Input low voltage                                         | All digital inputs                                                       | V <sub>DD</sub> > 4.5V                                                   | —                      | —                    | 0.30 × V <sub>DD</sub> | V    |
|                              | C |                                                           |                                                                          | V <sub>DD</sub> > 2.7V                                                   | —                      | —                    | 0.35 × V <sub>DD</sub> |      |
| V <sub>hys</sub>             | C | Input hysteresis                                          | All digital inputs                                                       | —                                                                        | 0.06 × V <sub>DD</sub> | —                    | —                      | mV   |
| I <sub>IN</sub>              | P | Input leakage current                                     | All input only pins (per pin)                                            | V <sub>IN</sub> = V <sub>DD</sub> or V <sub>SS</sub>                     | —                      | 0.1                  | 1                      | μA   |
| I <sub>OZ</sub>              | P | Hi-Z (off-state) leakage current                          | All input/output (per pin)                                               | V <sub>IN</sub> = V <sub>DD</sub> or V <sub>SS</sub>                     | —                      | 0.1                  | 1                      | μA   |
| I <sub>OZTOT</sub>           | C | Total leakage combined for all inputs and Hi-Z pins       | All input only and I/O                                                   | V <sub>IN</sub> = V <sub>DD</sub> or V <sub>SS</sub>                     | —                      | —                    | 2                      | μA   |
| R <sub>PU</sub>              | P | Pullup resistors                                          | All digital inputs, when enabled (all I/O pins other than PTA2 and PTA3) | —                                                                        | 30.0                   | —                    | 50.0                   | kΩ   |
| R <sub>PU</sub> <sup>3</sup> | P | Pullup resistors                                          | PTA2 and PTA3 pin                                                        | —                                                                        | 30.0                   | —                    | 60.0                   | kΩ   |
| I <sub>IC</sub>              | D | DC injection current <sup>4, 5, 6</sup>                   | Single pin limit                                                         | V <sub>IN</sub> < V <sub>SS</sub> ,<br>V <sub>IN</sub> > V <sub>DD</sub> | -0.2                   | —                    | 2                      | mA   |
|                              |   |                                                           | Total MCU limit, includes sum of all stressed pins                       |                                                                          | -5                     | —                    | 25                     |      |
| C <sub>in</sub>              | C | Input capacitance, all pins                               |                                                                          | —                                                                        | —                      | —                    | 7                      | pF   |
| V <sub>RAM</sub>             | C | RAM retention voltage                                     |                                                                          | —                                                                        | 2.0                    | —                    | —                      | V    |

- Typical values are measured at 25 °C. Characterized, not tested.
- Only PTB4, PTB5, PTD0, PTD1 support ultra high current output.
- The specified resistor value is the actual value internal to the device. The pullup value may appear higher when measured externally on the pin.
- All functional non-supply pins, except for , are internally clamped to V<sub>SS</sub> and V<sub>DD</sub>.
- Input must be current-limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive and negative clamp voltages, then use the large one.

6. Power supply must maintain regulation within operating  $V_{DD}$  range during instantaneous and operating maximum current conditions. If the positive injection current ( $V_{IN} > V_{DD}$ ) is higher than  $I_{DD}$ , the injection current may flow out of  $V_{DD}$  and could result in external power supply going out of regulation. Ensure that external  $V_{DD}$  load will shunt current higher than maximum injection current when the MCU is not consuming power, such as no system clock is present, or clock rate is very low (which would reduce overall power consumption).

**Table 3. LVD and POR Specification**

| Symbol              | C | Description                                                               |                             | Min  | Typ  | Max  | Unit |
|---------------------|---|---------------------------------------------------------------------------|-----------------------------|------|------|------|------|
| V <sub>POR</sub>    | D | POR re-arm voltage <sup>1, 2</sup>                                        |                             | 1.5  | 1.75 | 2.0  | V    |
| V <sub>LVDH</sub>   | C | Falling low-voltage detect threshold - high range (LVDV = 1) <sup>3</sup> |                             | 4.2  | 4.3  | 4.4  | V    |
| V <sub>LVW1H</sub>  | C | Falling low-voltage warning threshold - high range                        | Level 1 falling (LVWV = 00) | 4.3  | 4.4  | 4.5  | V    |
| V <sub>LVW2H</sub>  | C |                                                                           | Level 2 falling (LVWV = 01) | 4.5  | 4.5  | 4.6  | V    |
| V <sub>LVW3H</sub>  | C |                                                                           | Level 3 falling (LVWV = 10) | 4.6  | 4.6  | 4.7  | V    |
| V <sub>LVW4H</sub>  | C |                                                                           | Level 4 falling (LVWV = 11) | 4.7  | 4.7  | 4.8  | V    |
| V <sub>HYSH</sub>   | C | High range low-voltage detect/warning hysteresis                          |                             | —    | 100  | —    | mV   |
| V <sub>LVDL</sub>   | C | Falling low-voltage detect threshold - low range (LVDV = 0)               |                             | 2.56 | 2.61 | 2.66 | V    |
| V <sub>LVDW1L</sub> | C | Falling low-voltage warning threshold - low range                         | Level 1 falling (LVWV = 00) | 2.62 | 2.7  | 2.78 | V    |
| V <sub>LVDW2L</sub> | C |                                                                           | Level 2 falling (LVWV = 01) | 2.72 | 2.8  | 2.88 | V    |
| V <sub>LVDW3L</sub> | C |                                                                           | Level 3 falling (LVWV = 10) | 2.82 | 2.9  | 2.98 | V    |
| V <sub>LVDW4L</sub> | C |                                                                           | Level 4 falling (LVWV = 11) | 2.92 | 3.0  | 3.08 | V    |
| V <sub>HYSDL</sub>  | C | Low range low-voltage detect hysteresis                                   |                             | —    | 40   | —    | mV   |
| V <sub>HYSWL</sub>  | C | Low range low-voltage warning hysteresis                                  |                             | —    | 80   | —    | mV   |
| V <sub>BG</sub>     | P | Buffered bandgap output <sup>4</sup>                                      |                             | 1.14 | 1.16 | 1.18 | V    |

- Maximum is highest voltage that POR is guaranteed.
- POR ramp time must be longer than 20us/V to get a stable startup.
- Rising thresholds are falling threshold + hysteresis.
- Voltage factory trimmed at  $V_{DD} = 5.0$  V, Temp = 25 °C




Figure 1. Typical  $I_{OH}$  Vs.  $V_{DD}-V_{OH}$  (standard drive strength) ( $V_{DD} = 5\text{ V}$ )




Figure 2. Typical  $I_{OH}$  Vs.  $V_{DD}-V_{OH}$  (standard drive strength) ( $V_{DD} = 3\text{ V}$ )




Figure 5. Typical  $I_{OL}$  Vs.  $V_{OL}$  (standard drive strength) ( $V_{DD} = 5\text{ V}$ )




Figure 6. Typical  $I_{OL}$  Vs.  $V_{OL}$  (standard drive strength) ( $V_{DD} = 3\text{ V}$ )




Figure 7. Typical  $I_{OL}$  Vs.  $V_{OL}$  (high drive strength) ( $V_{DD} = 5$  V)




Figure 8. Typical  $I_{OL}$  Vs.  $V_{OL}$  (high drive strength) ( $V_{DD} = 3$  V)

## 5.1.2 Supply current characteristics

This section includes information about power supply current in various operating modes.

**Table 4. Supply current characteristics**

| Num | C | Parameter                                                                         | Symbol            | Bus Freq | V <sub>DD</sub> (V) | Typical <sup>1</sup> | Max  | Unit | Temp          |
|-----|---|-----------------------------------------------------------------------------------|-------------------|----------|---------------------|----------------------|------|------|---------------|
| 1   | C | Run supply current FEI mode, all modules on; run from flash                       | RI <sub>DD</sub>  | 20 MHz   | 5                   | 7.60                 | —    | mA   | -40 to 105 °C |
|     | C |                                                                                   |                   | 10 MHz   |                     | 4.65                 | —    |      |               |
|     | C |                                                                                   |                   | 1 MHz    |                     | 1.90                 | —    |      |               |
|     | C |                                                                                   |                   | 20 MHz   | 3                   | 7.05                 | —    |      |               |
|     | C |                                                                                   |                   | 10 MHz   |                     | 4.40                 | —    |      |               |
|     | C |                                                                                   |                   | 1 MHz    |                     | 1.85                 | —    |      |               |
| 2   | C | Run supply current FEI mode, all modules off & gated; run from flash              | RI <sub>DD</sub>  | 20 MHz   | 5                   | 5.88                 | —    | mA   | -40 to 105 °C |
|     | C |                                                                                   |                   | 10 MHz   |                     | 3.70                 | —    |      |               |
|     | C |                                                                                   |                   | 1 MHz    |                     | 1.85                 | —    |      |               |
|     | C |                                                                                   |                   | 20 MHz   | 3                   | 5.35                 | —    |      |               |
|     | C |                                                                                   |                   | 10 MHz   |                     | 3.42                 | —    |      |               |
|     | C |                                                                                   |                   | 1 MHz    |                     | 1.80                 | —    |      |               |
| 3   | P | Run supply current FBE mode, all modules on; run from RAM                         | RI <sub>DD</sub>  | 20 MHz   | 5                   | 10.9                 | 14.0 | mA   | -40 to 105 °C |
|     | C |                                                                                   |                   | 10 MHz   |                     | 6.10                 | —    |      |               |
|     | C |                                                                                   |                   | 1 MHz    |                     | 1.69                 | —    |      |               |
|     | P |                                                                                   |                   | 20 MHz   | 3                   | 8.18                 | —    |      |               |
|     | C |                                                                                   |                   | 10 MHz   |                     | 5.14                 | —    |      |               |
|     | C |                                                                                   |                   | 1 MHz    |                     | 1.44                 | —    |      |               |
| 4   | P | Run supply current FBE mode, all modules off & gated; run from RAM                | RI <sub>DD</sub>  | 20 MHz   | 5                   | 8.50                 | 13.0 | mA   | -40 to 105 °C |
|     | C |                                                                                   |                   | 10 MHz   |                     | 5.07                 | —    |      |               |
|     | C |                                                                                   |                   | 1 MHz    |                     | 1.59                 | —    |      |               |
|     | P |                                                                                   |                   | 20 MHz   | 3                   | 6.11                 | —    |      |               |
|     | C |                                                                                   |                   | 10 MHz   |                     | 4.10                 | —    |      |               |
|     | C |                                                                                   |                   | 1 MHz    |                     | 1.34                 | —    |      |               |
| 5   | P | Wait mode current FEI mode, all modules on                                        | WI <sub>DD</sub>  | 20 MHz   | 5                   | 5.95                 | —    | mA   | -40 to 105 °C |
|     | C |                                                                                   |                   | 10 MHz   |                     | 3.50                 | —    |      |               |
|     | C |                                                                                   |                   | 1 MHz    |                     | 1.24                 | —    |      |               |
|     | C |                                                                                   |                   | 20 MHz   | 3                   | 5.45                 | —    |      |               |
|     | C |                                                                                   |                   | 10 MHz   |                     | 3.25                 | —    |      |               |
|     | C |                                                                                   |                   | 1 MHz    |                     | 1.20                 | —    |      |               |
| 6   | C | Stop3 mode supply current no clocks active (except 1kHz LPO clock) <sup>2,3</sup> | S3I <sub>DD</sub> | —        | 5                   | 4.6                  | —    | μA   | -40 to 105 °C |
|     | C |                                                                                   |                   | —        | 3                   | 4.5                  | —    |      | -40 to 105 °C |
| 7   | C | ADC adder to stop3                                                                | —                 | —        | 5                   | 40                   | —    | μA   | -40 to 105 °C |

Table continues on the next page...




Figure 10. IRQ/KBIPx timing

## 5.2.2 Debug trace timing specifications

Table 7. Debug trace operating behaviors

| Symbol           | Description              | Min.                | Max. | Unit |
|------------------|--------------------------|---------------------|------|------|
| $t_{\text{cyc}}$ | Clock period             | Frequency dependent |      | MHz  |
| $t_{\text{wl}}$  | Low pulse width          | 2                   | —    | ns   |
| $t_{\text{wh}}$  | High pulse width         | 2                   | —    | ns   |
| $t_{\text{r}}$   | Clock and data rise time | —                   | 3    | ns   |
| $t_{\text{f}}$   | Clock and data fall time | —                   | 3    | ns   |
| $t_{\text{s}}$   | Data setup               | 3                   | —    | ns   |
| $t_{\text{h}}$   | Data hold                | 2                   | —    | ns   |




Figure 11. TRACE\_CLKOUT specifications





Figure 12. Trace data specifications

### 5.2.3 FTM module timing


Synchronizer circuits determine the shortest input pulses that can be recognized or the fastest clock that can be used as the optional external source to the timer counter. These synchronizers operate from the current bus rate clock.

**Table 8. FTM input timing**

| No. | C | Function                  | Symbol     | Min | Max         | Unit      |
|-----|---|---------------------------|------------|-----|-------------|-----------|
| 1   | D | External clock frequency  | $f_{TCLK}$ | 0   | $f_{Bus}/4$ | Hz        |
| 2   | D | External clock period     | $t_{TCLK}$ | 4   | —           | $t_{cyc}$ |
| 3   | D | External clock high time  | $t_{clkh}$ | 1.5 | —           | $t_{cyc}$ |
| 4   | D | External clock low time   | $t_{clkl}$ | 1.5 | —           | $t_{cyc}$ |
| 5   | D | Input capture pulse width | $t_{ICPW}$ | 1.5 | —           | $t_{cyc}$ |



**Figure 13. Timer external clock**




**Figure 14. Timer input capture pulse**

**Table 10. XOSC and ICS specifications (temperature range = -40 to 105 °C ambient)  
(continued)**

| Num | C | Characteristic                                                                     | Symbol              | Min | Typical <sup>1</sup> | Max | Unit               |
|-----|---|------------------------------------------------------------------------------------|---------------------|-----|----------------------|-----|--------------------|
| 13  | C | Long term jitter of DCO output clock<br>(averaged over 2 ms interval) <sup>8</sup> | $C_{\text{Jitter}}$ | —   | 0.02                 | 0.2 | % $f_{\text{dco}}$ |

1. Data in Typical column was characterized at 5.0 V, 25 °C or is typical recommended value.
2. When ICS is configured for FEE or FBE mode, input clock source must be divisible using RDIV to within the range of 31.25 kHz to 39.0625 kHz.
3. See crystal or resonator manufacturer's recommendation.
4. Load capacitors ( $C_1, C_2$ ), feedback resistor ( $R_F$ ) and series resistor ( $R_S$ ) are incorporated internally when RANGE = HGO = 0.
5. This parameter is characterized and not tested on each device.
6. Proper PC board layout procedures must be followed to achieve specifications.
7. This specification applies to any time the FLL reference source or reference divider is changed, trim value changed, or changing from FLL disabled (FBELP, FBILP) to FLL enabled (FEI, FEE, FBE, FBI). If a crystal/resonator is being used as the reference, this specification assumes it is already running.
8. Jitter is the average deviation from the programmed frequency measured over the specified interval at maximum  $f_{\text{Bus}}$ . Measurements are made with the device powered by filtered supplies and clocked by a stable external clock signal. Noise injected into the FLL circuitry via  $V_{\text{DD}}$  and  $V_{\text{SS}}$  and variation in crystal oscillator frequency increase the  $C_{\text{Jitter}}$  percentage for a given interval.



**Figure 15. Typical crystal or resonator circuit**

## 6.2 NVM specifications

This section provides details about program/erase times and program/erase endurance for the flash and EEPROM memories.

**Table 11. Flash characteristics**

| C | Characteristic                                    | Symbol                  | Min <sup>1</sup> | Typical <sup>2</sup> | Max <sup>3</sup> | Unit <sup>4</sup> |
|---|---------------------------------------------------|-------------------------|------------------|----------------------|------------------|-------------------|
| D | Supply voltage for program/erase -40 °C to 105 °C | $V_{\text{prog/erase}}$ | 2.7              | —                    | 5.5              | V                 |
| D | Supply voltage for read operation                 | $V_{\text{Read}}$       | 2.7              | —                    | 5.5              | V                 |

Table continues on the next page...

**Table 11. Flash characteristics (continued)**

| C | Characteristic                                                                                                                              | Symbol               | Min <sup>1</sup> | Typical <sup>2</sup> | Max <sup>3</sup> | Unit <sup>4</sup> |
|---|---------------------------------------------------------------------------------------------------------------------------------------------|----------------------|------------------|----------------------|------------------|-------------------|
| D | NVM Bus frequency                                                                                                                           | $f_{\text{NVMBUS}}$  | 1                | —                    | 25               | MHz               |
| D | NVM Operating frequency                                                                                                                     | $f_{\text{NVMOP}}$   | 0.8              | 1                    | 1.05             | MHz               |
| D | Erase Verify All Blocks                                                                                                                     | $t_{\text{VFYALL}}$  | —                | —                    | 17338            | $t_{\text{cyc}}$  |
| D | Erase Verify Flash Block                                                                                                                    | $t_{\text{RD1BLK}}$  | —                | —                    | 16913            | $t_{\text{cyc}}$  |
| D | Erase Verify EEPROM Block                                                                                                                   | $t_{\text{RD1BLK}}$  | —                | —                    | 810              | $t_{\text{cyc}}$  |
| D | Erase Verify Flash Section                                                                                                                  | $t_{\text{RD1SEC}}$  | —                | —                    | 484              | $t_{\text{cyc}}$  |
| D | Erase Verify EEPROM Section                                                                                                                 | $t_{\text{DRD1SEC}}$ | —                | —                    | 555              | $t_{\text{cyc}}$  |
| D | Read Once                                                                                                                                   | $t_{\text{RDONCE}}$  | —                | —                    | 450              | $t_{\text{cyc}}$  |
| D | Program Flash (2 word)                                                                                                                      | $t_{\text{PGM2}}$    | 0.12             | 0.12                 | 0.29             | ms                |
| D | Program Flash (4 word)                                                                                                                      | $t_{\text{PGM4}}$    | 0.20             | 0.21                 | 0.46             | ms                |
| D | Program Once                                                                                                                                | $t_{\text{PGMONCE}}$ | 0.20             | 0.21                 | 0.21             | ms                |
| D | Program EEPROM (1 Byte)                                                                                                                     | $t_{\text{DPGM1}}$   | 0.10             | 0.10                 | 0.27             | ms                |
| D | Program EEPROM (2 Byte)                                                                                                                     | $t_{\text{DPGM2}}$   | 0.17             | 0.18                 | 0.43             | ms                |
| D | Program EEPROM (3 Byte)                                                                                                                     | $t_{\text{DPGM3}}$   | 0.25             | 0.26                 | 0.60             | ms                |
| D | Program EEPROM (4 Byte)                                                                                                                     | $t_{\text{DPGM4}}$   | 0.32             | 0.33                 | 0.77             | ms                |
| D | Erase All Blocks                                                                                                                            | $t_{\text{ERSALL}}$  | 96.01            | 100.78               | 101.49           | ms                |
| D | Erase Flash Block                                                                                                                           | $t_{\text{ERSBLK}}$  | 95.98            | 100.75               | 101.44           | ms                |
| D | Erase Flash Sector                                                                                                                          | $t_{\text{ERSPG}}$   | 19.10            | 20.05                | 20.08            | ms                |
| D | Erase EEPROM Sector                                                                                                                         | $t_{\text{DERSPG}}$  | 4.81             | 5.05                 | 20.57            | ms                |
| D | Unsecure Flash                                                                                                                              | $t_{\text{UNSECU}}$  | 96.01            | 100.78               | 101.48           | ms                |
| D | Verify Backdoor Access Key                                                                                                                  | $t_{\text{VFYKEY}}$  | —                | —                    | 464              | $t_{\text{cyc}}$  |
| D | Set User Margin Level                                                                                                                       | $t_{\text{MLOADU}}$  | —                | —                    | 407              | $t_{\text{cyc}}$  |
| C | FLASH Program/erase endurance $T_L$ to $T_H = -40\text{ }^{\circ}\text{C}$ to $105\text{ }^{\circ}\text{C}$                                 | $n_{\text{FLPE}}$    | 10 k             | 100 k                | —                | Cycles            |
| C | EEPROM Program/erase endurance $T_L$ to $T_H = -40\text{ }^{\circ}\text{C}$ to $105\text{ }^{\circ}\text{C}$                                | $n_{\text{FLPE}}$    | 50 k             | 500 k                | —                | Cycles            |
| C | Data retention at an average junction temperature of $T_{\text{Javg}} = 85\text{ }^{\circ}\text{C}$ after up to 10,000 program/erase cycles | $t_{\text{D\_ret}}$  | 15               | 100                  | —                | years             |

1. Minimum times are based on maximum  $f_{\text{NVMOP}}$  and maximum  $f_{\text{NVMBUS}}$
2. Typical times are based on typical  $f_{\text{NVMOP}}$  and maximum  $f_{\text{NVMBUS}}$
3. Maximum times are based on typical  $f_{\text{NVMOP}}$  and typical  $f_{\text{NVMBUS}}$  plus aging
4.  $t_{\text{cyc}} = 1 / f_{\text{NVMBUS}}$

Program and erase operations do not require any special power sources other than the normal  $V_{\text{DD}}$  supply. For more detailed information about program/erase operations, see the Memory section.


## 6.3 Analog

### 6.3.1 ADC characteristics

Table 12. 5 V 12-bit ADC operating conditions

| Characteristic                 | Conditions                                          | Symb             | Min        | Typ <sup>1</sup> | Max        | Unit       | Comment         |
|--------------------------------|-----------------------------------------------------|------------------|------------|------------------|------------|------------|-----------------|
| Supply voltage                 | Absolute                                            | $V_{DDA}$        | 2.7        | —                | 5.5        | V          | —               |
|                                | Delta to $V_{DD}$ ( $V_{DD}-V_{DDAD}$ )             | $\Delta V_{DDA}$ | -100       | 0                | +100       | mV         |                 |
| Ground voltage                 | Delta to $V_{SS}$ ( $V_{SS}-V_{SSA}$ ) <sup>2</sup> | $\Delta V_{SSA}$ | -100       | 0                | +100       | mV         |                 |
| Input voltage                  |                                                     | $V_{ADIN}$       | $V_{REFL}$ | —                | $V_{REFH}$ | V          |                 |
| Input capacitance              |                                                     | $C_{ADIN}$       | —          | 4.5              | 5.5        | pF         |                 |
| Input resistance               |                                                     | $R_{ADIN}$       | —          | 3                | 5          | k $\Omega$ | —               |
| Analog source resistance       | 12-bit mode                                         | $R_{AS}$         | —          | —                | 2          | k $\Omega$ | External to MCU |
|                                | • $f_{ADCK} > 4$ MHz                                |                  | —          | —                | 5          |            |                 |
|                                | • $f_{ADCK} < 4$ MHz                                |                  | —          | —                | 5          |            |                 |
|                                | 10-bit mode                                         |                  | —          | —                | 5          |            |                 |
|                                | • $f_{ADCK} > 4$ MHz                                |                  | —          | —                | 10         |            |                 |
|                                | • $f_{ADCK} < 4$ MHz                                |                  | —          | —                | 10         |            |                 |
|                                | 8-bit mode                                          |                  | —          | —                | 10         |            |                 |
|                                | (all valid $f_{ADCK}$ )                             |                  |            |                  |            |            |                 |
| ADC conversion clock frequency | High speed (ADLPC=0)                                | $f_{ADCK}$       | 0.4        | —                | 8.0        | MHz        | —               |
|                                | Low power (ADLPC=1)                                 |                  | 0.4        | —                | 4.0        |            |                 |

1. Typical values assume  $V_{DDA} = 5.0$  V, Temp = 25°C,  $f_{ADCK}=1.0$  MHz unless otherwise stated. Typical values are for reference only and are not tested in production.
2. DC potential difference.



### Figure 16. ADC input impedance equivalency diagram

**Table 13. 12-bit ADC Characteristics ( $V_{REFH} = V_{DDA}$ ,  $V_{REFL} = V_{SSA}$ )**

| Characteristic                                        | Conditions              | C | Symb               | Min | Typ <sup>1</sup> | Max | Unit |
|-------------------------------------------------------|-------------------------|---|--------------------|-----|------------------|-----|------|
| Supply current<br>ADLPC = 1<br>ADLSMP = 1<br>ADCO = 1 |                         | T | I <sub>DDA</sub>   | —   | 133              | —   | μA   |
| Supply current<br>ADLPC = 1<br>ADLSMP = 0<br>ADCO = 1 |                         | T | I <sub>DDA</sub>   | —   | 218              | —   | μA   |
| Supply current<br>ADLPC = 0<br>ADLSMP = 1<br>ADCO = 1 |                         | T | I <sub>DDA</sub>   | —   | 327              | —   | μA   |
| Supply current<br>ADLPC = 0<br>ADLSMP = 0<br>ADCO = 1 |                         | T | I <sub>DDAD</sub>  | —   | 582              | 990 | μA   |
| Supply current                                        | Stop, reset, module off | T | I <sub>DDA</sub>   | —   | 0.011            | 1   | μA   |
| ADC asynchronous clock source                         | High speed (ADLPC = 0)  | P | f <sub>ADACK</sub> | 2   | 3.3              | 5   | MHz  |

*Table continues on the next page...*

## 6.3.2 Analog comparator (ACMP) electricals

**Table 14. Comparator electrical specifications**

| C | Characteristic                        | Symbol       | Min            | Typical | Max       | Unit    |
|---|---------------------------------------|--------------|----------------|---------|-----------|---------|
| D | Supply voltage                        | $V_{DDA}$    | 2.7            | —       | 5.5       | V       |
| T | Supply current (Operation mode)       | $I_{DDA}$    | —              | 10      | 20        | $\mu A$ |
| D | Analog input voltage                  | $V_{AIN}$    | $V_{SS} - 0.3$ | —       | $V_{DDA}$ | V       |
| P | Analog input offset voltage           | $V_{AIO}$    | —              | —       | 40        | mV      |
| C | Analog comparator hysteresis (HYST=0) | $V_H$        | —              | 15      | 20        | mV      |
| C | Analog comparator hysteresis (HYST=1) | $V_H$        | —              | 20      | 30        | mV      |
| T | Supply current (Off mode)             | $I_{DDAOFF}$ | —              | 60      | —         | nA      |
| C | Propagation Delay                     | $t_D$        | —              | 0.4     | 1         | $\mu s$ |

## 6.4 Communication interfaces

### 6.4.1 SPI switching specifications

The serial peripheral interface (SPI) provides a synchronous serial bus with master and slave operations. Many of the transfer attributes are programmable. The following tables provide timing characteristics for classic SPI timing modes. Refer to the SPI chapter of the chip's reference manual for information about the modified transfer formats used for communicating with slower peripheral devices. All timing is shown with respect to 20%  $V_{DD}$  and 70%  $V_{DD}$ , unless noted, and 100 pF load on all SPI pins. All timing assumes high drive strength is enabled for SPI output pins.


**Table 15. SPI master mode timing**

| Nu m. | Symbol       | Description                    | Min.               | Max.                  | Unit        | Comment                    |
|-------|--------------|--------------------------------|--------------------|-----------------------|-------------|----------------------------|
| 1     | $f_{op}$     | Frequency of operation         | $f_{Bus}/2048$     | $f_{Bus}/2$           | Hz          | $f_{Bus}$ is the bus clock |
| 2     | $t_{SPSCK}$  | SPSCK period                   | $2 \times t_{Bus}$ | $2048 \times t_{Bus}$ | ns          | $t_{Bus} = 1/f_{Bus}$      |
| 3     | $t_{Lead}$   | Enable lead time               | 1/2                | —                     | $t_{SPSCK}$ | —                          |
| 4     | $t_{Lag}$    | Enable lag time                | 1/2                | —                     | $t_{SPSCK}$ | —                          |
| 5     | $t_{WSPSCK}$ | Clock (SPSCK) high or low time | $t_{Bus} - 30$     | $1024 \times t_{Bus}$ | ns          | —                          |
| 6     | $t_{SU}$     | Data setup time (inputs)       | 15                 | —                     | ns          | —                          |
| 7     | $t_{HI}$     | Data hold time (inputs)        | 0                  | —                     | ns          | —                          |
| 8     | $t_v$        | Data valid (after SPSCK edge)  | —                  | 25                    | ns          | —                          |
| 9     | $t_{HO}$     | Data hold time (outputs)       | 0                  | —                     | ns          | —                          |
| 10    | $t_{RI}$     | Rise time input                | —                  | $t_{Bus} - 25$        | ns          | —                          |

Table continues on the next page...

**Table 16. SPI slave mode timing**

| Nu m. | Symbol       | Description                    | Min.               | Max.           | Unit      | Comment                                       |
|-------|--------------|--------------------------------|--------------------|----------------|-----------|-----------------------------------------------|
| 1     | $f_{op}$     | Frequency of operation         | 0                  | $f_{Bus}/4$    | Hz        | $f_{Bus}$ is the bus clock as defined in .    |
| 2     | $t_{SPSCK}$  | SPSCK period                   | $4 \times t_{Bus}$ | —              | ns        | $t_{Bus} = 1/f_{Bus}$                         |
| 3     | $t_{Lead}$   | Enable lead time               | 1                  | —              | $t_{Bus}$ | —                                             |
| 4     | $t_{Lag}$    | Enable lag time                | 1                  | —              | $t_{Bus}$ | —                                             |
| 5     | $t_{WSPSCK}$ | Clock (SPSCK) high or low time | $t_{Bus} - 30$     | —              | ns        | —                                             |
| 6     | $t_{SU}$     | Data setup time (inputs)       | 15                 | —              | ns        | —                                             |
| 7     | $t_{HI}$     | Data hold time (inputs)        | 25                 | —              | ns        | —                                             |
| 8     | $t_a$        | Slave access time              | —                  | $t_{Bus}$      | ns        | Time to data active from high-impedance state |
| 9     | $t_{dis}$    | Slave MISO disable time        | —                  | $t_{Bus}$      | ns        | Hold time to high-impedance state             |
| 10    | $t_v$        | Data valid (after SPSCK edge)  | —                  | 25             | ns        | —                                             |
| 11    | $t_{HO}$     | Data hold time (outputs)       | 0                  | —              | ns        | —                                             |
| 12    | $t_{RI}$     | Rise time input                | —                  | $t_{Bus} - 25$ | ns        | —                                             |
|       | $t_{FI}$     | Fall time input                | —                  | $t_{Bus} - 25$ | ns        | —                                             |
| 13    | $t_{RO}$     | Rise time output               | —                  | 25             | ns        | —                                             |
|       | $t_{FO}$     | Fall time output               | —                  | 25             | ns        | —                                             |



NOTE: Not defined

**Figure 19. SPI slave mode timing (CPHA = 0)**




Figure 20. SPI slave mode timing (CPHA=1)

## 7 Dimensions

### 7.1 Obtaining package dimensions

Package dimensions are provided in package drawings.

To find a package drawing, go to [freescale.com](http://freescale.com) and perform a keyword search for the drawing's document number:

| If you want the drawing for this package | Then use this document number |
|------------------------------------------|-------------------------------|
| 16-pin TSSOP                             | 98ASH70247A                   |
| 20-pin SOIC                              | 98ASB42343B                   |
| 20-pin TSSOP                             | 98ASH70169A                   |
| 32-pin LQFP                              | 98ASH70029A                   |
| 44-pin LQFP                              | 98ASS23225W                   |

**Table 17. Pin availability by package pin-count (continued)**


| Pin Number |         |          |          | Lowest Priority <-- --> Highest |        |         |       |       |
|------------|---------|----------|----------|---------------------------------|--------|---------|-------|-------|
| 44-LQFP    | 32-LQFP | 20-TSSOP | 16-TSSOP | Port Pin                        | Alt 1  | Alt 2   | Alt 3 | Alt 4 |
| 29         | —       | —        | —        | PTD4                            | —      | —       | —     | —     |
| 30         | 21      | —        | —        | PTD3                            | —      | —       | —     | —     |
| 31         | 22      | —        | —        | PTD2                            | —      | —       | —     | —     |
| 32         | 23      | 17       | 13       | PTA3 <sup>2</sup>               | KBI0P3 | TXD0    | SCL   | —     |
| 33         | 24      | 18       | 14       | PTA2 <sup>2</sup>               | KBI0P2 | RXD0    | SDA   | —     |
| 34         | 25      | 19       | 15       | PTA1                            | KBI0P1 | FTM0CH1 | ACMP1 | ADP1  |
| 35         | 26      | 20       | 16       | PTA0                            | KBI0P0 | FTM0CH0 | ACMP0 | ADP0  |
| 36         | 27      | —        | —        | PTC7                            | —      | TxD1    | —     | —     |
| 37         | 28      | —        | —        | PTC6                            | —      | RxD1    | —     | —     |
| 38         | —       | —        | —        | PTE2                            | —      | MISO0   | —     | —     |
| 39         | —       | —        | —        | PTE1                            | —      | MOSI0   | —     | —     |
| 40         | —       | —        | —        | PTE0                            | —      | SPSCK0  | —     | —     |
| 41         | 29      | —        | —        | PTC5                            | —      | FTM0CH1 | —     | —     |
| 42         | 30      | —        | —        | PTC4                            | —      | FTM0CH0 | —     | —     |
| 43         | 31      | 1        | 1        | PTA5                            | IRQ    | TCLK0   | —     | RESET |
| 44         | 32      | 2        | 2        | PTA4                            | —      | ACMPO   | BKGD  | MS    |

1. This is a high current drive pin when operated as output.
2. This is a true open-drain pin when operated as output.

## Note

When an alternative function is first enabled, it is possible to get a spurious edge to the module. User software must clear any associated flags before interrupts are enabled. The table above illustrates the priority if multiple modules are enabled. The highest priority module will have control over the pin. Selecting a higher priority pin function with a lower priority function already enabled can cause spurious edges to the lower priority module. Disable all modules that share a pin before enabling another module.

## 8.2 Device pin assignment




Pins in **bold** are not available on less pin-count packages.

1. High source/sink current pins

1. High source/sink can
2. True open drain pins

### Figure 21. MC9S08PA16 44-pin LQFP package




Pins in **bold** are not available on less pin-count packages.

1. High source/sink current pins

2. True open drain pins

**Figure 22. MC9S08PA16 32-pin LQFP package**




Pins in **bold** are not available on less pin-count packages.

1. High source/sink current pins

2. True open drain pins

**Figure 23. MC9S08PA16 20-pin SOIC and TSSOP package**



Pins in **bold** are not available on less pin-count packages.

1. High source/sink current pins

2. True open drain pins

**Figure 24. MC9S08PA16 16-pin TSSOP package**

## 9 Revision history

The following table provides a revision history for this document.

**Table 18. Revision history**

| Rev. No. | Date    | Substantial Changes                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
|----------|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 1        | 10/2012 | Initial public release                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |
| 2        | 09/2014 | <ul style="list-style-type: none"> <li>Updated <math>V_{OH}</math> and <math>V_{OL}</math> in <a href="#">DC characteristics</a></li> <li>Updated footnote on the <math>S3I_{DD}</math> in <a href="#">Supply current characteristics</a></li> <li>Added <a href="#">EMC radiated emissions operating behaviors</a></li> <li>Updated the typical of <math>f_{int\_t}</math> to 31.25 kHz and updated footnote to <math>t_{Acquire}</math> in <a href="#">External oscillator (XOSC) and ICS characteristics</a></li> <li>Updated the assumption for all the timing values in <a href="#">SPI switching specifications</a></li> <li>Updated the rating descriptions for <math>t_{Rise}</math> and <math>t_{Fall}</math> in <a href="#">Control timing</a></li> <li>Updated the part number format to add new field for new part numbers in <a href="#">Fields</a></li> </ul> |
| 3        | 06/2015 | <ul style="list-style-type: none"> <li>Corrected the Min. of the <math>t_{extrst}</math> in <a href="#">Control timing</a></li> <li>Updated <a href="#">Thermal characteristics</a> to add footnote to the <math>T_A</math> and removed redundant information. Updated the symbol of <math>\theta_{JA}</math> to <math>R_{\theta JA}</math>.</li> </ul>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |