



Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	S08
Core Size	8-Bit
Speed	20MHz
Connectivity	I <sup>2</sup> C, LINbus, SPI, UART/USART
Peripherals	LVD, POR, PWM, WDT
Number of I/O	37
Program Memory Size	8KB (8K x 8)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 12x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	44-LQFP
Supplier Device Package	44-LQFP (10x10)
Purchase URL	https://www.e-xfl.com/pro/item?MUrl=&PartUrl=mc9s08pa8avld

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



# **Table of Contents**

1 Or	dering parts4	5.2.1 Control timing	16
1.1	Determining valid orderable parts	5.2.2 Debug trace timing specifications	17
2 Pa	rt identification	5.2.3 FTM module timing	18
2.1	Description4	5.3 Thermal specifications	19
2.2	Pormat	5.3.1 Thermal characteristics	19
2.3	Fields4	6 Peripheral operating requirements and behaviors	19
2.4	Example5	6.1 External oscillator (XOSC) and ICS characteristics	19
3 Pa	rameter Classification5	6.2 NVM specifications	21
4 Ra	tings6	6.3 Analog	22
4.1	Thermal handling ratings6	6.3.1 ADC characteristics	23
4.2	Moisture handling ratings6	6.3.2 Analog comparator (ACMP) electricals	25
4.3	ESD handling ratings6	6.4 Communication interfaces	26
4.4	Voltage and current operating ratings6	6.4.1 SPI switching specifications	26
5 Ge	neral7	7 Dimensions	29
5.1	Nonswitching electrical specifications	7.1 Obtaining package dimensions	29
	5.1.1 DC characteristics	8 Pinout	30
	5.1.2 Supply current characteristics	8.1 Signal multiplexing and pin assignments	30
	5.1.3 EMC performance	8.2 Device pin assignment	31
5.2	Switching specifications	9 Revision history	34



### Nonswitching electrical specifications

## Table 2. DC characteristics (continued)

Symbol	С		Descriptions		Min	Typical <sup>1</sup>	Max	Unit
I <sub>OHT</sub>	D	Output high	Max total I <sub>OH</sub> for all	5 V	_	_	-100	mA
		current	ports	3 V	_	_	-50	
V <sub>OL</sub>	С	Output low voltage	All I/O pins, standard- drive strength	5 V, I <sub>load</sub> = 5 mA	_	_	0.8	V
	С			3 V, I <sub>load</sub> = 2.5 mA	_	_	0.8	V
	С		High current drive pins, high-drive	5 V, I <sub>load</sub> =20 mA	_	_	0.8	V
	С		strength <sup>2</sup>	3 V, I <sub>load</sub> = 10 mA	_	_	0.8	V
I <sub>OLT</sub>	D	Output low	Max total I <sub>OL</sub> for all	5 V	_	_	100	mA
		current	ports	3 V	_	_	50	
V <sub>IH</sub>	Р	Input high	All digital inputs	V <sub>DD</sub> >4.5V	$0.70 \times V_{DD}$	_	_	V
	С	voltage		V <sub>DD</sub> >2.7V	$0.75 \times V_{DD}$	_	_	
V <sub>IL</sub>	Р	Input low	All digital inputs	V <sub>DD</sub> >4.5V	_	_	$0.30 \times V_{DD}$	V
	С	voltage		V <sub>DD</sub> >2.7V	_	_	$0.35 \times V_{DD}$	
V <sub>hys</sub>	С	Input hysteresis	All digital inputs	_	$0.06 \times V_{DD}$	<del></del>	_	mV
I <sub>In</sub>	Р	Input leakage current	All input only pins (per pin)	$V_{IN} = V_{DD}$ or $V_{SS}$	_	0.1	1	μA
II <sub>OZ</sub> I	Р	Hi-Z (off- state) leakage current	All input/output (per pin)	$V_{IN} = V_{DD}$ or $V_{SS}$	_	0.1	1	μА
I <sub>OZTOT</sub>	С	Total leakage combined for all inputs and Hi-Z pins	All input only and I/O	$V_{IN} = V_{DD}$ or $V_{SS}$	_	_	2	μА
R <sub>PU</sub>	Р	Pullup resistors	All digital inputs, when enabled (all I/O pins other than PTA2 and PTA3)	_	30.0	_	50.0	kΩ
R <sub>PU</sub> <sup>3</sup>	Р	Pullup resistors	PTA2 and PTA3 pin	_	30.0	_	60.0	kΩ
I <sub>IC</sub>	D	DC injection	Single pin limit	$V_{IN} < V_{SS}$	-0.2	_	2	mA
		current <sup>4, 5, 6</sup>	Total MCU limit, includes sum of all stressed pins	$V_{IN} > V_{DD}$	-5	_	25	
C <sub>In</sub>	С	Input cap	acitance, all pins	_	_	_	7	pF
$V_{RAM}$	С	RAM re	etention voltage	_	2.0	_	_	V

- 1. Typical values are measured at 25 °C. Characterized, not tested.
- 2. Only PTB4, PTB5, PTD0, PTD1 support ultra high current output.
- 3. The specified resistor value is the actual value internal to the device. The pullup value may appear higher when measured externally on the pin.
- 4. All functional non-supply pins, except for , are internally clamped to  $V_{SS}$  and  $V_{DD}$ .
- 5. Input must be current-limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive and negative clamp voltages, then use the large one.

### MC9S08PA16 Series Data Sheet, Rev. 3, 06/2015



#### Nonswitching electrical specifications


6. Power supply must maintain regulation within operating V<sub>DD</sub> range during instantaneous and operating maximum current conditions. If the positive injection current (V<sub>In</sub> > V<sub>DD</sub>) is higher than I<sub>DD</sub>, the injection current may flow out of V<sub>DD</sub> and could result in external power supply going out of regulation. Ensure that external V<sub>DD</sub> load will shunt current higher than maximum injection current when the MCU is not consuming power, such as no system clock is present, or clock rate is very low (which would reduce overall power consumption).

Table 3. LVD and POR Specification

Symbol	С	Desc	ription	Min	Тур	Max	Unit
V <sub>POR</sub>	D	POR re-arr	n voltage <sup>1, 2</sup>	1.5	1.75	2.0	V
$V_{LVDH}$	С	threshold - hig	roltage detect h range (LVDV 1) <sup>3</sup>	4.2	4.3	4.4	V
V <sub>LVW1H</sub>	С	Falling low- voltage	Level 1 falling (LVWV = 00)	4.3	4.4	4.5	V
V <sub>LVW2H</sub>	С	warning threshold - high range	Level 2 falling (LVWV = 01)	4.5	4.5	4.6	V
V <sub>LVW3H</sub>	С	— High range	Level 3 falling (LVWV = 10)	4.6	4.6	4.7	V
V <sub>LVW4H</sub>	С		Level 4 falling (LVWV = 11)	4.7	4.7	4.8	V
V <sub>HYSH</sub>	С		low-voltage ng hysteresis	_	100	_	mV
V <sub>LVDL</sub>	С	threshold - low	Falling low-voltage detect threshold - low range (LVDV = 0)		2.61	2.66	V
V <sub>LVDW1L</sub>	С	Falling low- voltage	Level 1 falling (LVWV = 00)	2.62	2.7	2.78	V
V <sub>LVDW2L</sub>	С	warning threshold - low range	Level 2 falling (LVWV = 01)	2.72	2.8	2.88	V
V <sub>LVDW3L</sub>	С	low range	Level 3 falling (LVWV = 10)	2.82	2.9	2.98	V
V <sub>LVDW4L</sub>	С		Level 4 falling (LVWV = 11)	2.92	3.0	3.08	V
V <sub>HYSDL</sub>	С		r-voltage detect eresis	_	40	_	mV
V <sub>HYSWL</sub>	С		low-voltage nysteresis	_	80	_	mV
$V_{BG}$	Р	Buffered ban	dgap output 4	1.14	1.16	1.18	V


- 1. Maximum is highest voltage that POR is guaranteed.
- 2. POR ramp time must be longer than 20us/V to get a stable startup.
- 3. Rising thresholds are falling threshold + hysteresis.
- 4. Voltage factory trimmed at  $V_{DD} = 5.0 \text{ V}$ , Temp = 25 °C





 $I_{OH}(mA)$ 


Figure 1. Typical  $I_{OH}$  Vs.  $V_{DD}$ - $V_{OH}$  (standard drive strength) ( $V_{DD}$  = 5 V)



 $I_{OH}(mA)$ 

Figure 2. Typical  $I_{OH}$  Vs.  $V_{DD}$ - $V_{OH}$  (standard drive strength) ( $V_{DD}$  = 3 V)





 $I_{OH}(mA)$  Figure 3. Typical  $I_{OH}$  Vs.  $V_{DD}$ - $V_{OH}$  (high drive strength) ( $V_{DD}$  = 5 V)





Figure 4. Typical  $I_{OH}$  Vs.  $V_{DD}$ - $V_{OH}$  (high drive strength) ( $V_{DD}$  = 3 V)


 $I_{OH}(mA)$ 





 $I_{OL}(mA)$ 


Figure 5. Typical  $I_{OL}$  Vs.  $V_{OL}$  (standard drive strength) ( $V_{DD} = 5 \text{ V}$ )



 $I_{OL}(mA)$ 


Figure 6. Typical  $I_{OL}$  Vs.  $V_{OL}$  (standard drive strength) ( $V_{DD} = 3 \text{ V}$ )





 $I_{OL}(mA)$ 

Figure 7. Typical  $I_{OL}$  Vs.  $V_{OL}$  (high drive strength) ( $V_{DD} = 5$  V)



 $I_{OL}(mA)$ 

Figure 8. Typical  $I_{OL}$  Vs.  $V_{OL}$  (high drive strength) ( $V_{DD} = 3 \text{ V}$ )



## 5.1.2 Supply current characteristics

This section includes information about power supply current in various operating modes.

Table 4. Supply current characteristics

Num	С	Parameter	Symbol	Bus Freq	V <sub>DD</sub> (V)	Typical <sup>1</sup>	Max	Unit	Temp
1	С	Run supply current FEI	RI <sub>DD</sub>	20 MHz	5	7.60	_	mA	-40 to 105 °C
	С	mode, all modules on; run from flash		10 MHz		4.65	_		
		HOIH HASH		1 MHz		1.90	_		
	С			20 MHz	3	7.05	_		
	С			10 MHz		4.40	_		
				1 MHz		1.85	_		
2	С	Run supply current FEI	RI <sub>DD</sub>	20 MHz	5	5.88	_	mA	-40 to 105 °C
	С	mode, all modules off &		10 MHz		3.70	_		
		gated; run from flash		1 MHz		1.85	_		
	С			20 MHz	3	5.35	_		
	С			10 MHz		3.42	_		
				1 MHz		1.80	_		
3	Р	Run supply current FBE	RI <sub>DD</sub>	20 MHz	5	10.9	14.0	mA	-40 to 105 °C
	С	mode, all modules on; run		10 MHz		6.10	_		
		from RAM		1 MHz		1.69	_		
	Р			20 MHz	3	8.18	_		
	С			10 MHz		5.14	_		
				1 MHz		1.44	_		
4	Р	Run supply current FBE	RI <sub>DD</sub>	20 MHz	5	8.50	13.0	mA	-40 to 105 °C
	С	mode, all modules off &		10 MHz		5.07	_		
		gated; run from RAM		1 MHz		1.59	_		
	P			20 MHz	3	6.11	_	1	
	С			10 MHz		4.10	_	1	
				1 MHz		1.34	_	1	
5	Р	Wait mode current FEI	WI <sub>DD</sub>	20 MHz	5	5.95	_	mA	-40 to 105 °C
	С	mode, all modules on	55	10 MHz		3.50	_	-	
				1 MHz		1.24	_	1	
	С			20 MHz	3	5.45	_	1	
				10 MHz		3.25	_	-	
				1 MHz		1.20	_	1	
6	С	Stop3 mode supply	S3I <sub>DD</sub>	_	5	4.6	_	μΑ	-40 to 105 °C
-	C	current no clocks active	00	_	3	4.5	_	- F	-40 to 105 °C
		(except 1kHz LPO clock) <sup>2, 3</sup>							
7	С	ADC adder to stop3	_	_	5	40	_	μA	-40 to 105 °C



Table 4.	<b>Supply current</b>	characteristics	(continued)	)
----------	-----------------------	-----------------	-------------	---

Num	С	Parameter	Symbol	Bus Freq	V <sub>DD</sub> (V)	Typical <sup>1</sup>	Max	Unit	Temp
	О	ADLPC = 1			3	39	_		
		ADLSMP = 1							
		ADCO = 1							
		MODE = 10B							
		ADICLK = 11B							
8	С	LVD adder to stop3 <sup>4</sup>	_	_	5	128	_	μΑ	-40 to 105 °C
	С				3	124			

- 1. Data in Typical column was characterized at 5.0 V, 25 °C or is typical recommended value.
- 2. RTC adder cause <1 μA I<sub>DD</sub> increase typically, RTC clock source is 1kHz LPO clock.
- 3. ACMP adder cause <10  $\mu$ A I<sub>DD</sub> increase typically.
- 4. LVD is periodically woken up from stop3 by 5% duty cycle. The period is equal to or less than 2 ms.

## 5.1.3 EMC performance

Electromagnetic compatibility (EMC) performance is highly dependent on the environment in which the MCU resides. Board design and layout, circuit topology choices, location and characteristics of external components as well as MCU software operation all play a significant role in EMC performance. The system designer should consult Freescale applications notes such as AN2321, AN1050, AN1263, AN2764, and AN1259 for advice and guidance specifically targeted at optimizing EMC performance.

# 5.1.3.1 EMC radiated emissions operating behaviors Table 5. EMC radiated emissions operating behaviors for 44-pin LQFP package

Symbol	Description	Frequency band (MHz)	Тур.	Unit	Notes
V <sub>RE1</sub>	Radiated emissions voltage, band 1	0.15–50	8	dΒμV	1, 2
V <sub>RE2</sub>	Radiated emissions voltage, band 2	50–150	8	dΒμV	
V <sub>RE3</sub>	Radiated emissions voltage, band 3	150-500	8	dΒμV	
V <sub>RE4</sub>	Radiated emissions voltage, band 4	500-1000	5	dΒμV	
V <sub>RE_IEC</sub>	IEC level	0.15-1000	N	_	2, 3

- Determined according to IEC Standard 61967-1, Integrated Circuits Measurement of Electromagnetic Emissions, 150
  kHz to 1 GHz Part 1: General Conditions and Definitions and IEC Standard 61967-2, Integrated Circuits Measurement of
  Electromagnetic Emissions, 150 kHz to 1 GHz Part 2: Measurement of Radiated Emissions—TEM Cell and Wideband
  TEM Cell Method. Measurements were made while the microcontroller was running basic application code. The reported
  emission level is the value of the maximum measured emission, rounded up to the next whole number, from among the
  measured orientations in each frequency range.
- 2.  $V_{DD}$  = 5.0 V,  $T_A$  = 25 °C,  $f_{OSC}$  = 10 MHz (crystal),  $f_{SYS}$  = 20 MHz,  $f_{BUS}$  = 20 MHz
- 3. Specified according to Annex D of IEC Standard 61967-2, Measurement of Radiated Emissions—TEM Cell and Wideband TEM Cell Method



# 5.2 Switching specifications

## 5.2.1 Control timing

Table 6. Control timing

Num	С	Rating	3	Symbol	Min	Typical <sup>1</sup>	Max	Unit
1	Р	Bus frequency (t <sub>cyc</sub> = 1/f <sub>Bus</sub> )	)	f <sub>Bus</sub>	DC	_	20	MHz
2	С	Internal low power oscillato	r frequency	f <sub>LPO</sub>	_	1.0	_	KHz
3	D	External reset pulse width <sup>2</sup>		t <sub>extrst</sub>	1.5 ×	_	_	ns
				t <sub>cyc</sub>				
4	D	Reset low drive	t <sub>rstdrv</sub>	$34 \times t_{cyc}$	_		ns	
5	D	BKGD/MS setup time after debug force reset to enter u	t <sub>MSSU</sub>	500	_	_	ns	
6	D	BKGD/MS hold time after is debug force reset to enter u	t <sub>MSH</sub>	100	_	_	ns	
7	D	IRQ pulse width	Asynchronous path <sup>2</sup>	t <sub>ILIH</sub>	100	_	_	ns
	D		Synchronous path <sup>4</sup>	t <sub>IHIL</sub>	$1.5 \times t_{cyc}$	_	_	ns
8	D	Keyboard interrupt pulse width	Asynchronous path <sup>2</sup>	t <sub>ILIH</sub>	100	_	_	ns
	D		Synchronous path	t <sub>IHIL</sub>	$1.5 \times t_{cyc}$	_	_	ns
9	С	Port rise and fall time -	_	t <sub>Rise</sub>		10.2		ns
	С	standard drive strength (load = 50 pF) <sup>5</sup>		t <sub>Fall</sub>		9.5	_	ns
	С	Port rise and fall time -	_	t <sub>Rise</sub>	_	5.4	_	ns
	С	high drive strength (load = 50 pF) <sup>5</sup>		t <sub>Fall</sub>	_	4.6	_	ns

- 1. Typical values are based on characterization data at  $V_{DD}$  = 5.0 V, 25 °C unless otherwise stated.
- 2. This is the shortest pulse that is guaranteed to be recognized as a reset pin request.
- 3. To enter BDM mode following a POR, BKGD/MS must be held low during the powerup and for a hold time of  $t_{MSH}$  after  $V_{DD}$  rises above  $V_{LVD}$ .
- 4. This is the minimum pulse width that is guaranteed to pass through the pin synchronization circuitry. Shorter pulses may or may not be recognized. In stop mode, the synchronizer is bypassed so shorter pulses can be recognized.
- 5. Timing is shown with respect to 20% V<sub>DD</sub> and 80% V<sub>DD</sub> levels. Temperature range -40 °C to 105 °C.




Figure 9. Reset timing



## 5.2.3 FTM module timing

Synchronizer circuits determine the shortest input pulses that can be recognized or the fastest clock that can be used as the optional external source to the timer counter. These synchronizers operate from the current bus rate clock.

No.	С	Function	Symbol	Min	Max	Unit
1	D	External clock frequency	f <sub>TCLK</sub>	0	f <sub>Bus</sub> /4	Hz
2	D	External clock period	t <sub>TCLK</sub>	4	_	t <sub>cyc</sub>
3	D	External clock high time	t <sub>clkh</sub>	1.5	_	t <sub>cyc</sub>
4	D	External clock low time	t <sub>clkl</sub>	1.5	_	t <sub>cyc</sub>
5	D	Input capture pulse width	t <sub>ICPW</sub>	1.5	_	t <sub>cyc</sub>

Table 8. FTM input timing




Figure 13. Timer external clock




Figure 14. Timer input capture pulse



## 5.3 Thermal specifications

## 5.3.1 Thermal characteristics

This section provides information about operating temperature range, power dissipation, and package thermal resistance. Power dissipation on I/O pins is usually small compared to the power dissipation in on-chip logic and voltage regulator circuits, and it is user-determined rather than being controlled by the MCU design. To take  $P_{I/O}$  into account in power calculations, determine the difference between actual pin voltage and  $V_{SS}$  or  $V_{DD}$  and multiply by the pin current for each I/O pin. Except in cases of unusually high pin current (heavy loads), the difference between pin voltage and  $V_{SS}$  or  $V_{DD}$  will be very small.

Rating	Symbol	Value	Unit
Operating temperature range (packaged)	T <sub>A</sub> <sup>1</sup>	T <sub>L</sub> to T <sub>H</sub> -40 to 105	°C
Junction temperature range	T <sub>J</sub>	-40 to 150	°C
	Thermal resistar	nce single-layer board	
44-pin LQFP	$R_{\theta JA}$	76	°C/W
32-pin LQFP	$R_{\theta JA}$	88	°C/W
20-pin SOIC	$R_{\theta JA}$	82	°C/W
20-pin TSSOP	$R_{\theta JA}$	116	°C/W
16-pin TSSOP	$R_{\theta JA}$	130	°C/W
	Thermal resista	ance four-layer board	
44-pin LQFP	$R_{\theta JA}$	54	°C/W
32-pin LQFP	$R_{\theta JA}$	59	°C/W
20-pin SOIC	$R_{\theta JA}$	54	°C/W
20-pin TSSOP	$R_{\theta JA}$	76	°C/W
16-pin TSSOP	$R_{\theta JA}$	87	°C/W

Table 9. Thermal characteristics

# 6 Peripheral operating requirements and behaviors

<sup>1.</sup> Maximum  $T_A$  can be exceeded only if the user ensures that  $T_J$  does not exceed the maximum. The simplest method to determine  $T_J$  is:  $T_J = T_A + R_{\theta JA} x$  chip power dissipation.



# Table 10. XOSC and ICS specifications (temperature range = -40 to 105 °C ambient) (continued)

Num	С	Characteristic	Symbol	Min	Typical <sup>1</sup>	Max	Unit
13	С	Long term jitter of DCO output clock (averaged over 2 ms interval) <sup>8</sup>	C <sub>Jitter</sub>	_	0.02	0.2	%f <sub>dco</sub>

- 1. Data in Typical column was characterized at 5.0 V, 25 °C or is typical recommended value.
- 2. When ICS is configured for FEE or FBE mode, input clock source must be divisible using RDIV to within the range of 31.25 kHz to 39.0625 kHz.
- 3. See crystal or resonator manufacturer's recommendation.
- Load capacitors (C<sub>1</sub>,C<sub>2</sub>), feedback resistor (R<sub>F</sub>) and series resistor (R<sub>S</sub>) are incorporated internally when RANGE = HGO = 0.
- 5. This parameter is characterized and not tested on each device.
- 6. Proper PC board layout procedures must be followed to achieve specifications.
- 7. This specification applies to any time the FLL reference source or reference divider is changed, trim value changed, or changing from FLL disabled (FBELP, FBILP) to FLL enabled (FEI, FEE, FBE, FBI). If a crystal/resonator is being used as the reference, this specification assumes it is already running.
- 8. Jitter is the average deviation from the programmed frequency measured over the specified interval at maximum f<sub>Bus</sub>. Measurements are made with the device powered by filtered supplies and clocked by a stable external clock signal. Noise injected into the FLL circuitry via V<sub>DD</sub> and V<sub>SS</sub> and variation in crystal oscillator frequency increase the C<sub>Jitter</sub> percentage for a given interval.




Figure 15. Typical crystal or resonator circuit

## 6.2 NVM specifications

This section provides details about program/erase times and program/erase endurance for the flash and EEPROM memories.

Table 11. Flash characteristics

С	Characteristic	Symbol	Min <sup>1</sup>	Typical <sup>2</sup>	Max <sup>3</sup>	Unit <sup>4</sup>
D	Supply voltage for program/erase -40 °C to 105 °C	V <sub>prog/erase</sub>	2.7	_	5.5	V
D	Supply voltage for read operation	$V_{Read}$	2.7	_	5.5	V



# 6.3 Analog

## 6.3.1 ADC characteristics

Table 12. 5 V 12-bit ADC operating conditions

Characteri stic	Conditions	Symb	Min	Typ <sup>1</sup>	Max	Unit	Comment
Supply	Absolute	$V_{DDA}$	2.7	_	5.5	V	_
voltage	Delta to V <sub>DD</sub> (V <sub>DD</sub> -V <sub>DDAD</sub> )	$\Delta V_{DDA}$	-100	0	+100	mV	
Ground voltage	Delta to V <sub>SS</sub> (V <sub>SS</sub> -V <sub>SSA</sub> ) <sup>2</sup>	$\Delta V_{SSA}$	-100	0	+100	mV	
Input voltage		V <sub>ADIN</sub>	V <sub>REFL</sub>	_	V <sub>REFH</sub>	V	
Input capacitance		C <sub>ADIN</sub>	_	4.5	5.5	pF	
Input resistance		R <sub>ADIN</sub>	_	3	5	kΩ	_
Analog source	12-bit mode • f <sub>ADCK</sub> > 4 MHz	R <sub>AS</sub>	_	_	2	kΩ	External to MCU
resistance	• f <sub>ADCK</sub> < 4 MHz		_	_	5		
	<ul><li>10-bit mode</li><li>f<sub>ADCK</sub> &gt; 4 MHz</li></ul>		_	_	5		
	• f <sub>ADCK</sub> < 4 MHz		_	_	10		
	8-bit mode		_	_	10		
	(all valid f <sub>ADCK</sub> )						
ADC	High speed (ADLPC=0)	f <sub>ADCK</sub>	0.4	_	8.0	MHz	_
conversion clock frequency	Low power (ADLPC=1)		0.4	_	4.0		

<sup>1.</sup> Typical values assume  $V_{DDA} = 5.0 \text{ V}$ , Temp = 25°C,  $f_{ADCK} = 1.0 \text{ MHz}$  unless otherwise stated. Typical values are for reference only and are not tested in production.

<sup>2.</sup> DC potential difference.



#### reripheral operating requirements and behaviors




Figure 16. ADC input impedance equivalency diagram


Table 13. 12-bit ADC Characteristics ( $V_{REFH} = V_{DDA}$ ,  $V_{REFL} = V_{SSA}$ )

Characteristic	Conditions	С	Symb	Min	Typ <sup>1</sup>	Max	Unit
Supply current		Т	I <sub>DDA</sub>	_	133	_	μΑ
ADLPC = 1							
ADLSMP = 1							
ADCO = 1							
Supply current		Т	I <sub>DDA</sub>	_	218	_	μΑ
ADLPC = 1							
ADLSMP = 0							
ADCO = 1							
Supply current		Т	I <sub>DDA</sub>	_	327	_	μΑ
ADLPC = 0							
ADLSMP = 1							
ADCO = 1							
Supply current		Т	I <sub>DDAD</sub>	_	582	990	μΑ
ADLPC = 0							
ADLSMP = 0							
ADCO = 1							
Supply current	Stop, reset, module off	Т	I <sub>DDA</sub>	_	0.011	1	μА
ADC asynchronous clock source	High speed (ADLPC = 0)	Р	f <sub>ADACK</sub>	2	3.3	5	MHz




Table 15. SPI master mode timing (continued)

Nu m.	Symbol	Description	Min.	Max.	Unit	Comment
	t <sub>FI</sub>	Fall time input				
11	t <sub>RO</sub>	Rise time output	_	25	ns	_
	t <sub>FO</sub>	Fall time output				



- 1. If configured as an output.
- 2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.

Figure 17. SPI master mode timing (CPHA=0)



- 1.If configured as output
- 2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.

Figure 18. SPI master mode timing (CPHA=1)



## reripheral operating requirements and behaviors

## Table 16. SPI slave mode timing

Nu m.	Symbol	Description	Min.	Max.	Unit	Comment
1	f <sub>op</sub>	Frequency of operation	0	f <sub>Bus</sub> /4	Hz	f <sub>Bus</sub> is the bus clock as defined in .
2	t <sub>SPSCK</sub>	SPSCK period	4 x t <sub>Bus</sub>	_	ns	$t_{Bus} = 1/f_{Bus}$
3	t <sub>Lead</sub>	Enable lead time	1	_	t <sub>Bus</sub>	_
4	t <sub>Lag</sub>	Enable lag time	1	_	t <sub>Bus</sub>	_
5	t <sub>WSPSCK</sub>	Clock (SPSCK) high or low time	t <sub>Bus</sub> - 30	_	ns	_
6	t <sub>SU</sub>	Data setup time (inputs)	15	_	ns	_
7	t <sub>HI</sub>	Data hold time (inputs)	25	_	ns	_
8	t <sub>a</sub>	Slave access time	_	t <sub>Bus</sub>	ns	Time to data active from high-impedance state
9	t <sub>dis</sub>	Slave MISO disable time	_	t <sub>Bus</sub>	ns	Hold time to high- impedance state
10	t <sub>v</sub>	Data valid (after SPSCK edge)	_	25	ns	_
11	t <sub>HO</sub>	Data hold time (outputs)	0	_	ns	_
12	t <sub>RI</sub>	Rise time input	_	t <sub>Bus</sub> - 25	ns	_
	t <sub>FI</sub>	Fall time input				
13	t <sub>RO</sub>	Rise time output	_	25	ns	_
	t <sub>FO</sub>	Fall time output				




Figure 19. SPI slave mode timing (CPHA = 0)



## 8 Pinout

## 8.1 Signal multiplexing and pin assignments

The following table shows the signals available on each pin and the locations of these pins on the devices supported by this document. The Port Control Module is responsible for selecting which ALT functionality is available on each pin.

Table 17. Pin availability by package pin-count

	Pin	Number		Lowest Priority <> Highest						
44-LQFP	32-LQFP	20-TSSOP	16-TSSOP	Port Pin	Alt 1	Alt 2	Alt 3	Alt 4		
1	1	_	_	PTD1 <sup>1</sup>	_	FTM2CH3	_	_		
2	2	_		PTD0 <sup>1</sup>	_	FTM2CH2	_	_		
3	_	_	_	PTE4	_	TCLK2	_	_		
4	_	_	_	PTE3	_	BUSOUT	_	_		
5	3	3	3	_	_	_	_	$V_{DD}$		
6	4	_	_	_	_	_	$V_{DDA}$	V <sub>REFH</sub>		
7	5	_	_	_	_	_	V <sub>SSA</sub>	V <sub>REFL</sub>		
8	6	4	4	_	_	_	_	V <sub>SS</sub>		
9	7	5	5	PTB7	_	_	SCL	EXTAL		
10	8	6	6	PTB6	_	_	SDA	XTAL		
11	_	_	_	_	_	_	_	Vss		
12	9	7	7	PTB5 <sup>1</sup>	_	FTM2CH5	SS0	_		
13	10	8	8	PTB4 <sup>1</sup>	_	FTM2CH4	MISO0	_		
14	11	9		PTC3	_	FTM2CH3	ADP11	_		
15	12	10	_	PTC2	_	FTM2CH2	ADP10	_		
16	_	_		PTD7	_	_	_	_		
17	_	_		PTD6	_	_	_	_		
18	_	_	_	PTD5	_	_	_	_		
19	13	11	_	PTC1	_	FTM2CH1	ADP9	_		
20	14	12		PTC0	_	FTM2CH0	ADP8	_		
21	15	13	9	PTB3	KBI0P7	MOSI0	ADP7	_		
22	16	14	10	PTB2	KBI0P6	SPSCK0	ADP6	_		
23	17	15	11	PTB1	KBI0P5	TXD0	ADP5	_		
24	18	16	12	PTB0	KBI0P4	RXD0	ADP4	_		
25	19	_	_	PTA7	_	FTM2FAULT2	ADP3	_		
26	20	_	_	PTA6	_	FTM2FAULT1	ADP2	_		
27	_	_	_	_	_	_	_	Vss		
28	_	_		_	_	_	_	$V_{DD}$		



Table 17.	Pin availability b	y package	pin-count	(continued)
-----------	--------------------	-----------	-----------	-------------

	Pin Number				Lowest Priority <> Highest					
44-LQFP	32-LQFP	20-TSSOP	16-TSSOP	Port Pin	Alt 1	Alt 2	Alt 3	Alt 4		
29	_	_	_	PTD4	_	_	_	_		
30	21	_		PTD3	_	_	_	_		
31	22	_	_	PTD2	_	_	_	_		
32	23	17	13	PTA3 <sup>2</sup>	KBI0P3	TXD0	SCL	_		
33	24	18	14	PTA2 <sup>2</sup>	KBI0P2	RXD0	SDA	_		
34	25	19	15	PTA1	KBI0P1	FTM0CH1	ACMP1	ADP1		
35	26	20	16	PTA0	KBI0P0	FTM0CH0	ACMP0	ADP0		
36	27	_	_	PTC7	_	TxD1	_	_		
37	28	_	_	PTC6	_	RxD1	_	_		
38	_	_	_	PTE2	_	MISO0	_	_		
39	_	_	_	PTE1	_	MOSI0	_	_		
40	_	_	_	PTE0	_	SPSCK0	_	_		
41	29	_	_	PTC5	_	FTM0CH1	_	_		
42	30	_	_	PTC4	_	FTM0CH0	_	_		
43	31	1	1	PTA5	IRQ	TCLK0	_	RESET		
44	32	2	2	PTA4	_	ACMPO	BKGD	MS		

- 1. This is a high current drive pin when operated as output.
- 2. This is a true open-drain pin when operated as output.

#### **Note**

When an alternative function is first enabled, it is possible to get a spurious edge to the module. User software must clear any associated flags before interrupts are enabled. The table above illustrates the priority if multiple modules are enabled. The highest priority module will have control over the pin. Selecting a higher priority pin function with a lower priority function already enabled can cause spurious edges to the lower priority module. Disable all modules that share a pin before enabling another module.

# 8.2 Device pin assignment



How to Reach Us:

**Home Page:** 

freescale.com

Web Support:

freescale.com/support

Information in this document is provided solely to enable system and software implementers to use Freescale products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. Freescale reserves the right to make changes without further notice to any products herein.

Freescale makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. Freescale does not convey any license under its patent rights nor the rights of others. Freescale sells products pursuant to standard terms and conditions of sale, which can be found at the following address: freescale.com/SalesTermsandConditions.

Freescale and the Freescale logo are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. All other product or service names are the property of their respective owners. All rights reserved

© 2011-2015 Freescale Semiconductor, Inc.

