

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFI

| Product Status             | Active   |
|----------------------------|--|
| Core Processor             | AVR  |
| Core Size                  | 8-Bit  |
| Speed                      | 20MHz  |
| Connectivity               | I <sup>2</sup> C, SPI, UART/USART  |
| Peripherals                | Brown-out Detect/Reset, POR, PWM, WDT                                      |
| Number of I/O              | 32   |
| Program Memory Size        | 32KB (16K x 16)  |
| Program Memory Type        | FLASH  |
| EEPROM Size                | 1K x 8   |
| RAM Size                   | 2K x 8   |
| Voltage - Supply (Vcc/Vdd) | 2.7V ~ 5.5V  |
| Data Converters            | A/D 8x10b  |
| Oscillator Type            | Internal   |
| Operating Temperature      | -40°C ~ 85°C (TA)  |
| Mounting Type              | Surface Mount  |
| Package / Case             | 44-VFQFN Exposed Pad   |
| Supplier Device Package    | 44-VQFN (7x7)  |
| Purchase URL               | https://www.e-xfl.com/product-detail/microchip-technology/atmega324p-20mur |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

### 7.12 Register Description

#### 7.12.1 SMCR – Sleep Mode Control Register

The Sleep Mode Control Register contains control bits for power management.

| Bit           | 7 | 6 | 5 | 4 | 3   | 2   | 1   | 0   |      |
|---------------|---|---|---|---|-----|-----|-----|-----|------|
| 0x33 (0x53)   | - | - | - | - | SM2 | SM1 | SM0 | SE  | SMCR |
| Read/Write    | R | R | R | R | R/W | R/W | R/W | R/W | -    |
| Initial Value | 0 | 0 | 0 | 0 | 0   | 0   | 0   | 0   |      |

#### • Bits 3, 2, 1 - SM2:0: Sleep Mode Select Bits 2, 1, and 0

These bits select between the five available sleep modes as shown in Table 7-2.

| SM2 | SM1 | SM0 | Sleep Mode                      |
|-----|-----|-----|---------------------------------|
| 0   | 0   | 0   | Idle                            |
| 0   | 0   | 1   | ADC Noise Reduction             |
| 0   | 1   | 0   | Power-down                      |
| 0   | 1   | 1   | Power-save                      |
| 1   | 0   | 0   | Reserved                        |
| 1   | 0   | 1   | Reserved                        |
| 1   | 1   | 0   | Standby <sup>(1)</sup>          |
| 1   | 1   | 1   | Extended Standby <sup>(1)</sup> |

#### Table 7-2. Sleep Mode Select

Note: 1. Standby modes are only recommended for use with external crystals or resonators.

#### • Bit 0 – SE: Sleep Enable

The SE bit must be written to logic one to make the MCU enter the sleep mode when the SLEEP instruction is executed. To avoid the MCU entering the sleep mode unless it is the programmer's purpose, it is recommended to write the Sleep Enable (SE) bit to one just before the execution of the SLEEP instruction and to clear it immediately after waking up.



## ATmega164P/324P/644P

#### 11.3.12 PORTC – Port C Data Register

| Bit           | 7      | 6      | 5      | 4      | 3      | 2      | 1      | 0      |       |
|---------------|--------|--------|--------|--------|--------|--------|--------|--------|-------|
| 0x08 (0x28)   | PORTC7 | PORTC6 | PORTC5 | PORTC4 | PORTC3 | PORTC2 | PORTC1 | PORTC0 | PORTC |
| Read/Write    | R/W    | •     |
| Initial Value | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      |       |

#### 11.3.13 DDRC – Port C Data Direction Register

| Bit           | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |      |
|---------------|------|------|------|------|------|------|------|------|------|
| 0x07 (0x27)   | DDC7 | DDC6 | DDC5 | DDC4 | DDC3 | DDC2 | DDC1 | DDC0 | DDRC |
| Read/Write    | R/W  | -    |
| Initial Value | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |      |

#### 11.3.14 PINC – Port C Input Pins Address

| Bit           | 7     | 6     | 5     | 4     | 3     | 2     | 1     | 0     | _    |
|---------------|-------|-------|-------|-------|-------|-------|-------|-------|------|
| 0x06 (0x26)   | PINC7 | PINC6 | PINC5 | PINC4 | PINC3 | PINC2 | PINC1 | PINC0 | PINC |
| Read/Write    | R/W   | •    |
| Initial Value | N/A   |      |

#### 11.3.15 PORTD – Port D Data Register

| Bit           | 7      | 6      | 5      | 4      | 3      | 2      | 1      | 0      |       |
|---------------|--------|--------|--------|--------|--------|--------|--------|--------|-------|
| 0x0B (0x2B)   | PORTD7 | PORTD6 | PORTD5 | PORTD4 | PORTD3 | PORTD2 | PORTD1 | PORTD0 | PORTD |
| Read/Write    | R/W    |       |
| Initial Value | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      |       |

#### 11.3.16 DDRD – Port D Data Direction Register

| Bit           | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |      |
|---------------|------|------|------|------|------|------|------|------|------|
| 0x0A (0x2A)   | DDD7 | DDD6 | DDD5 | DDD4 | DDD3 | DDD2 | DDD1 | DDD0 | DDRD |
| Read/Write    | R/W  | -    |
| Initial Value | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |      |

#### 11.3.17 PIND – Port D Input Pins Address

| Bit           | 7     | 6     | 5     | 4     | 3     | 2     | 1     | 0     |      |
|---------------|-------|-------|-------|-------|-------|-------|-------|-------|------|
| 0x09 (0x29)   | PIND7 | PIND6 | PIND5 | PIND4 | PIND3 | PIND2 | PIND1 | PIND0 | PIND |
| Read/Write    | R/W   | •    |
| Initial Value | N/A   |      |





Figure 12-3. Output Compare Unit, Block Diagram

The OCR0x Registers are double buffered when using any of the Pulse Width Modulation (PWM) modes. For the normal and Clear Timer on Compare (CTC) modes of operation, the double buffering is disabled. The double buffering synchronizes the update of the OCR0x Compare Registers to either top or bottom of the counting sequence. The synchronization prevents the occurrence of odd-length, non-symmetrical PWM pulses, thereby making the output glitch-free.

The OCR0x Register access may seem complex, but this is not case. When the double buffering is enabled, the CPU has access to the OCR0x Buffer Register, and if double buffering is disabled the CPU will access the OCR0x directly.

#### 12.5.1 Force Output Compare

In non-PWM waveform generation modes, the match output of the comparator can be forced by writing a one to the Force Output Compare (FOC0x) bit. Forcing Compare Match will not set the OCF0x Flag or reload/clear the timer, but the OC0x pin will be updated as if a real Compare Match had occurred (the COM0x1:0 bits settings define whether the OC0x pin is set, cleared or toggled).

#### 12.5.2 Compare Match Blocking by TCNT0 Write

All CPU write operations to the TCNT0 Register will block any Compare Match that occur in the next timer clock cycle, even when the timer is stopped. This feature allows OCR0x to be initialized to the same value as TCNT0 without triggering an interrupt when the Timer/Counter clock is enabled.

#### 12.5.3 Using the Output Compare Unit

Since writing TCNT0 in any mode of operation will block all Compare Matches for one timer clock cycle, there are risks involved when changing TCNT0 when using the Output Compare Unit, independently of whether the Timer/Counter is running or not. If the value written to TCNT0 equals the OCR0x value, the Compare Match will be missed, resulting in incorrect waveform



| COM0A1 | COM0A0 | Description  |
|--------|--------|--|
| 0      | 0      | Normal port operation, OC0A disconnected.  |
| 0      | 1      | WGM02 = 0: Normal Port Operation, OC0A Disconnected.<br>WGM02 = 1: Toggle OC0A on Compare Match. |
| 1      | 0      | Clear OC0A on Compare Match when up-counting. Set OC0A on Compare Match when down-counting.      |
| 1      | 1      | Set OC0A on Compare Match when up-counting. Clear OC0A on Compare Match when down-counting.      |

 Table 12-4.
 Compare Output Mode, Phase Correct PWM Mode<sup>(1)</sup>

Note: 1. A special case occurs when OCR0A equals TOP and COM0A1 is set. In this case, the Compare Match is ignored, but the set or clear is done at TOP. See "Phase Correct PWM Mode" on page 101 for more details.

#### • Bits 5:4 – COM0B1:0: Compare Match Output B Mode

These bits control the Output Compare pin (OC0B) behavior. If one or both of the COM0B1:0 bits are set, the OC0B output overrides the normal port functionality of the I/O pin it is connected to. However, note that the Data Direction Register (DDR) bit corresponding to the OC0B pin must be set in order to enable the output driver.

When OC0B is connected to the pin, the function of the COM0B1:0 bits depends on the WGM02:0 bit setting. Table 12-2 on page 104 shows the COM0A1:0 bit functionality when the WGM02:0 bits are set to a normal or CTC mode (non-PWM).

| COM0B1 | COM0B0 | Description                               |
|--------|--------|---|
| 0      | 0      | Normal port operation, OC0B disconnected. |
| 0      | 1      | Toggle OC0B on Compare Match              |
| 1      | 0      | Clear OC0B on Compare Match               |
| 1      | 1      | Set OC0B on Compare Match                 |

 Table 12-5.
 Compare Output Mode, non-PWM Mode

Table 12-6 shows the COM0B1:0 bit functionality when the WGM02:0 bits are set to fast PWM mode.

 Table 12-6.
 Compare Output Mode, Fast PWM Mode<sup>(1)</sup>

| COM0B1 | COM0B0 | Description  |
|--------|--------|--|
| 0      | 0      | Normal port operation, OC0B disconnected.                              |
| 0      | 1      | Reserved   |
| 1      | 0      | Clear OC0B on Compare Match, set OC0B at BOTTOM, (non-inverting mode). |
| 1      | 1      | Set OC0B on Compare Match, clear OC0B at BOTTOM, (inverting mode).     |

Note: 1. A special case occurs when OCR0B equals TOP and COM0B1 is set. In this case, the Compare Match is ignored, but the set or clear is done atBOTTOM. See "Fast PWM Mode" on page 99 for more details.



#### 12.9.5 OCR0B – Output Compare Register B



The Output Compare Register B contains an 8-bit value that is continuously compared with the counter value (TCNT0). A match can be used to generate an Output Compare interrupt, or to generate a waveform output on the OC0B pin.

#### 12.9.6 TIMSK0 – Timer/Counter Interrupt Mask Register



#### • Bits 7:3 - Res: Reserved Bits

These bits are reserved bits and will always read as zero.

#### • Bit 2 – OCIE0B: Timer/Counter Output Compare Match B Interrupt Enable

When the OCIE0B bit is written to one, and the I-bit in the Status Register is set, the Timer/Counter Compare Match B interrupt is enabled. The corresponding interrupt is executed if a Compare Match in Timer/Counter occurs, i.e., when the OCF0B bit is set in the Timer/Counter Interrupt Flag Register – TIFR0.

#### • Bit 1 – OCIE0A: Timer/Counter0 Output Compare Match A Interrupt Enable

When the OCIE0A bit is written to one, and the I-bit in the Status Register is set, the Timer/Counter0 Compare Match A interrupt is enabled. The corresponding interrupt is executed if a Compare Match in Timer/Counter0 occurs, i.e., when the OCF0A bit is set in the Timer/Counter 0 Interrupt Flag Register – TIFR0.

#### • Bit 0 – TOIE0: Timer/Counter0 Overflow Interrupt Enable

When the TOIE0 bit is written to one, and the I-bit in the Status Register is set, the Timer/Counter0 Overflow interrupt is enabled. The corresponding interrupt is executed if an overflow in Timer/Counter0 occurs, i.e., when the TOV0 bit is set in the Timer/Counter 0 Interrupt Flag Register – TIFR0.

#### 12.9.7 TIFR0 – Timer/Counter 0 Interrupt Flag Register



#### Bits 7:3 – Res: Reserved Bits

These bits are reserved bits in the ATmega164P/324P/644P and will always read as zero.



```
Assembly Code Example<sup>(1)</sup>
   SPI_MasterInit:
     ; Set MOSI and SCK output, all others input
     ldi r17, (1<<DD_MOSI) | (1<<DD_SCK)
     out DDR_SPI,r17
     ; Enable SPI, Master, set clock rate fck/16
     ldi r17,(1<<SPE) | (1<<MSTR) | (1<<SPR0)
     out SPCR, r17
     ret
   SPI_MasterTransmit:
     ; Start transmission of data (r16)
     out SPDR, r16
   Wait_Transmit:
     ; Wait for transmission complete
     sbis SPSR, SPIF
     rjmp Wait_Transmit
     ret
C Code Example<sup>(1)</sup>
   void SPI_MasterInit(void)
    {
     /* Set MOSI and SCK output, all others input */
     DDR_SPI = (1<<DD_MOSI) | (1<<DD_SCK);
     /* Enable SPI, Master, set clock rate fck/16 */
     SPCR = (1<<SPE) | (1<<MSTR) | (1<<SPR0);
   }
   void SPI_MasterTransmit(char cData)
   {
     /* Start transmission */
     SPDR = cData;
     /* Wait for transmission complete */
     while(!(SPSR & (1<<SPIF)))</pre>
       ;
```



}



### 15.5 Register Description

#### 15.5.1 SPCR – SPI Control Register



#### • Bit 7 – SPIE: SPI Interrupt Enable

This bit causes the SPI interrupt to be executed if SPIF bit in the SPSR Register is set and the if the Global Interrupt Enable bit in SREG is set.

#### • Bit 6 – SPE: SPI Enable

When the SPE bit is written to one, the SPI is enabled. This bit must be set to enable any SPI operations.

#### • Bit 5 – DORD: Data Order

When the DORD bit is written to one, the LSB of the data word is transmitted first.

When the DORD bit is written to zero, the MSB of the data word is transmitted first.

#### • Bit 4 – MSTR: Master/Slave Select

This bit selects Master SPI mode when written to one, and Slave SPI mode when written logic zero. If  $\overline{SS}$  is configured as an input and is driven low while MSTR is set, MSTR will be cleared, and SPIF in SPSR will become set. The user will then have to set MSTR to re-enable SPI Master mode.

#### • Bit 3 – CPOL: Clock Polarity

When this bit is written to one, SCK is high when idle. When CPOL is written to zero, SCK is low when idle. Refer to Figure 15-3 and Figure 15-4 for an example. The CPOL functionality is summarized below:

| Table 15-3. | CPOL Functionality |
|-------------|--------------------|
|-------------|--------------------|

| CPOL | Leading Edge | Trailing Edge |
|------|--------------|---------------|
| 0    | Rising       | Falling       |
| 1    | Falling      | Rising        |

#### • Bit 2 – CPHA: Clock Phase

The settings of the Clock Phase bit (CPHA) determine if data is sampled on the leading (first) or trailing (last) edge of SCK. Refer to Figure 15-3 and Figure 15-4 for an example. The CPOL functionality is summarized below:

**Table 15-4.**CPHA Functionality

| СРНА | Leading Edge | Trailing Edge |
|------|--------------|---------------|
| 0    | Sample       | Setup         |
| 1    | Setup        | Sample        |



UCSRnA Register. When using synchronous mode (UMSELn = 1), the Data Direction Register for the XCKn pin (DDR\_XCKn) controls whether the clock source is internal (Master mode) or external (Slave mode). The XCKn pin is only active when using synchronous mode.

Figure 16-2 shows a block diagram of the clock generation logic.



Figure 16-2. Clock Generation Logic, Block Diagram

Signal description:

| txclk                     | Transmitter clock (Internal Signal).  |  |  |  |  |  |
|---------------------------|---|--|--|--|--|--|
| rxclk                     | Receiver base clock (Internal Signal).  |  |  |  |  |  |
| <b>xcki</b><br>operation. | Input from XCK pin (internal Signal). Used for synchronous slave                  |  |  |  |  |  |
| xcko                      | Clock output to XCK pin (Internal Signal). Used for synchronous master operation. |  |  |  |  |  |
| f <sub>osc</sub>          | XTAL pin frequency (System Clock).  |  |  |  |  |  |

#### 16.4.1 Internal Clock Generation – The Baud Rate Generator

Internal clock generation is used for the asynchronous and the synchronous master modes of operation. The description in this section refers to Figure 16-2 on page 173.

The USART Baud Rate Register (UBRRn) and the down-counter connected to it function as a programmable prescaler or baud rate generator. The down-counter, running at system clock ( $f_{osc}$ ), is loaded with the UBRRn value each time the counter has counted down to zero or when the UBRRLn Register is written. A clock is generated each time the counter reaches zero. This clock is the baud rate generator clock output (=  $f_{osc}/(UBRRn+1)$ ). The Transmitter divides the baud rate generator clock output by 2, 8 or 16 depending on mode. The baud rate generator output is used directly by the Receiver's clock and data recovery units. However, the recovery units use a state machine that uses 2, 8 or 16 states depending on mode set by the state of the UMSELn, U2Xn and DDR\_XCKn bits.

Table 16-1 on page 174 contains equations for calculating the baud rate (in bits per second) and for calculating the UBRRn value for each mode of operation using an internally generated clock source.

Note: 1. The baud rate is defined to be the transfer rate in bit per second (bps)

**BAUD** Baud rate (in bits per second, bps)



larger time variation when using the Double Speed mode (U2Xn = 1) of operation. Samples denoted zero are samples done when the RxDn line is idle (i.e., no communication activity).

Figure 16-5. Start Bit Sampling



When the clock recovery logic detects a high (idle) to low (start) transition on the RxDn line, the start bit detection sequence is initiated. Let sample 1 denote the first zero-sample as shown in the figure. The clock recovery logic then uses samples 8, 9, and 10 for Normal mode, and samples 4, 5, and 6 for Double Speed mode (indicated with sample numbers inside boxes on the figure), to decide if a valid start bit is received. If two or more of these three samples have logical high levels (the majority wins), the start bit is rejected as a noise spike and the Receiver starts looking for the next high to low-transition. If however, a valid start bit is detected, the clock recovery logic is synchronized and the data recovery can begin. The synchronization process is repeated for each start bit.

#### 16.9.2 Asynchronous Data Recovery

When the receiver clock is synchronized to the start bit, the data recovery can begin. The data recovery unit uses a state machine that has 16 states for each bit in Normal mode and eight states for each bit in Double Speed mode. Figure 16-6 shows the sampling of the data bits and the parity bit. Each of the samples is given a number that is equal to the state of the recovery unit.





The decision of the logic level of the received bit is taken by doing a majority voting of the logic value to the three samples in the center of the received bit. The center samples are emphasized on the figure by having the sample number inside boxes. The majority voting process is done as follows: If two or all three samples have high levels, the received bit is registered to be a logic 1. If two or all three samples have low levels, the received bit is registered to be a logic 0. This majority voting process acts as a low pass filter for the incoming signal on the RxDn pin. The receivery process is then repeated until a complete frame is received. Including the first stop bit. Note that the Receiver only uses the first stop bit of a frame.

Figure 16-7 on page 186 shows the sampling of the stop bit and the earliest possible beginning of the start bit of the next frame.

# ATmega164P/324P/644P

|              | f <sub>osc</sub> = 3.6864 MHz |        |       |        | f <sub>osc</sub> = 4.0000 MHz |       |      |       | f <sub>osc</sub> = 7.3728 MHz |        |       |        |
|--------------|-------------------------------|--------|-------|--------|-------------------------------|-------|------|-------|-------------------------------|--------|-------|--------|
| Baud<br>Bate | U2XI                          | n = 0  | U2Xı  | n = 1  | U2X                           | n = 0 | U2Xı | n = 1 | U2Xr                          | ו = 0  | U2X   | n = 1  |
| (bps)        | UBRR                          | Error  | UBRR  | Error  | UBRR                          | Error | UBRR | Error | UBRR                          | Error  | UBRR  | Error  |
| 2400         | 95                            | 0.0%   | 191   | 0.0%   | 103                           | 0.2%  | 207  | 0.2%  | 191                           | 0.0%   | 383   | 0.0%   |
| 4800         | 47                            | 0.0%   | 95    | 0.0%   | 51                            | 0.2%  | 103  | 0.2%  | 95                            | 0.0%   | 191   | 0.0%   |
| 9600         | 23                            | 0.0%   | 47    | 0.0%   | 25                            | 0.2%  | 51   | 0.2%  | 47                            | 0.0%   | 95    | 0.0%   |
| 14.4k        | 15                            | 0.0%   | 31    | 0.0%   | 16                            | 2.1%  | 34   | -0.8% | 31                            | 0.0%   | 63    | 0.0%   |
| 19.2k        | 11                            | 0.0%   | 23    | 0.0%   | 12                            | 0.2%  | 25   | 0.2%  | 23                            | 0.0%   | 47    | 0.0%   |
| 28.8k        | 7                             | 0.0%   | 15    | 0.0%   | 8                             | -3.5% | 16   | 2.1%  | 15                            | 0.0%   | 31    | 0.0%   |
| 38.4k        | 5                             | 0.0%   | 11    | 0.0%   | 6                             | -7.0% | 12   | 0.2%  | 11                            | 0.0%   | 23    | 0.0%   |
| 57.6k        | 3                             | 0.0%   | 7     | 0.0%   | 3                             | 8.5%  | 8    | -3.5% | 7                             | 0.0%   | 15    | 0.0%   |
| 76.8k        | 2                             | 0.0%   | 5     | 0.0%   | 2                             | 8.5%  | 6    | -7.0% | 5                             | 0.0%   | 11    | 0.0%   |
| 115.2k       | 1                             | 0.0%   | 3     | 0.0%   | 1                             | 8.5%  | 3    | 8.5%  | 3                             | 0.0%   | 7     | 0.0%   |
| 230.4k       | 0                             | 0.0%   | 1     | 0.0%   | 0                             | 8.5%  | 1    | 8.5%  | 1                             | 0.0%   | 3     | 0.0%   |
| 250k         | 0                             | -7.8%  | 1     | -7.8%  | 0                             | 0.0%  | 1    | 0.0%  | 1                             | -7.8%  | 3     | -7.8%  |
| 0.5M         | _                             | _      | 0     | -7.8%  | _                             | -     | 0    | 0.0%  | 0                             | -7.8%  | 1     | -7.8%  |
| 1M           | -                             | _      | _     | _      | -                             | _     | _    | _     | _                             | -      | 0     | -7.8%  |
| Max. (1)     | 230.4                         | 1 kbps | 460.8 | 3 kbps | 250                           | kbps  | 0.5  | Mbps  | 460.8                         | 3 kbps | 921.6 | 3 kbps |

| Table 16-10 | Examples of UBBBn | Settings for | Commonly | Used Oscillator | Frequencies    | (Continued) |
|-------------|-------------------|--------------|----------|-----------------|----------------|-------------|
|             |                   | Oottingo ioi | Commonly | 0000 000000000  | 1 loquonoico i | Continucuj  |

1. UBRR = 0, Error = 0.0%



#### 18.4 Multi-master Bus Systems, Arbitration and Synchronization

The TWI protocol allows bus systems with several masters. Special concerns have been taken in order to ensure that transmissions will proceed as normal, even if two or more masters initiate a transmission at the same time. Two problems arise in multi-master systems:

- An algorithm must be implemented allowing only one of the masters to complete the transmission. All other masters should cease transmission when they discover that they have lost the selection process. This selection process is called arbitration. When a contending master discovers that it has lost the arbitration process, it should immediately switch to Slave mode to check whether it is being addressed by the winning master. The fact that multiple masters have started transmission at the same time should not be detectable to the slaves, i.e. the data being transferred on the bus must not be corrupted.
- Different masters may use different SCL frequencies. A scheme must be devised to synchronize the serial clocks from all masters, in order to let the transmission proceed in a lockstep fashion. This will facilitate the arbitration process.

The wired-ANDing of the bus lines is used to solve both these problems. The serial clocks from all masters will be wired-ANDed, yielding a combined clock with a high period equal to the one from the Master with the shortest high period. The low period of the combined clock is equal to the low period of the Master with the longest low period. Note that all masters listen to the SCL line, effectively starting to count their SCL high and low time-out periods when the combined SCL line goes high or low, respectively.





Arbitration is carried out by all masters continuously monitoring the SDA line after outputting data. If the value read from the SDA line does not match the value the Master had output, it has lost the arbitration. Note that a Master can only lose arbitration when it outputs a high SDA value while another Master outputs a low value. The losing Master should immediately go to Slave mode, checking if it is being addressed by the winning Master. The SDA line should be left high, but losing masters are allowed to generate a clock signal until the end of the current data or address packet. Arbitration will continue until only one Master remains, and this may take many



### 18.5 Overview of the TWI Module

The TWI module is comprised of several submodules, as shown in Figure 18-9. All registers drawn in a thick line are accessible through the AVR data bus.



Figure 18-9. Overview of the TWI Module

#### 18.5.1 SCL and SDA Pins

These pins interface the AVR TWI with the rest of the MCU system. The output drivers contain a slew-rate limiter in order to conform to the TWI specification. The input stages contain a spike suppression unit removing spikes shorter than 50 ns. Note that the internal pull-ups in the AVR pads can be enabled by setting the PORT bits corresponding to the SCL and SDA pins, as explained in the I/O Port section. The internal pull-ups can in some systems eliminate the need for external ones.

#### 18.5.2 Bit Rate Generator Unit

This unit controls the period of SCL when operating in a Master mode. The SCL period is controlled by settings in the TWI Bit Rate Register (TWBR) and the Prescaler bits in the TWI Status Register (TWSR). Slave operation does not depend on Bit Rate or Prescaler settings, but the CPU clock frequency in the Slave must be at least 16 times higher than the SCL frequency. Note that slaves may prolong the SCL low period, thereby reducing the average TWI bus clock period. The SCL frequency is generated according to the following equation:



- 1. The first step in a TWI transmission is to transmit a START condition. This is done by writing a specific value into TWCR, instructing the TWI hardware to transmit a START condition. Which value to write is described later on. However, it is important that the TWINT bit is set in the value written. Writing a one to TWINT clears the flag. The TWI will not start any operation as long as the TWINT bit in TWCR is set. Immediately after the application has cleared TWINT, the TWI will initiate transmission of the START condition.
- 2. When the START condition has been transmitted, the TWINT Flag in TWCR is set, and TWSR is updated with a status code indicating that the START condition has successfully been sent.
- 3. The application software should now examine the value of TWSR, to make sure that the START condition was successfully transmitted. If TWSR indicates otherwise, the application software might take some special action, like calling an error routine. Assuming that the status code is as expected, the application must load SLA+W into TWDR. Remember that TWDR is used both for address and data. After TWDR has been loaded with the desired SLA+W, a specific value must be written to TWCR, instructing the TWI hardware to transmit the SLA+W present in TWDR. Which value to write is described later on. However, it is important that the TWINT bit is set in the value written. Writing a one to TWINT clears the flag. The TWI will not start any operation as long as the TWINT bit in TWCR is set. Immediately after the application has cleared TWINT, the TWI will initiate transmission of the address packet.
- 4. When the address packet has been transmitted, the TWINT Flag in TWCR is set, and TWSR is updated with a status code indicating that the address packet has successfully been sent. The status code will also reflect whether a Slave acknowledged the packet or not.
- 5. The application software should now examine the value of TWSR, to make sure that the address packet was successfully transmitted, and that the value of the ACK bit was as expected. If TWSR indicates otherwise, the application software might take some special action, like calling an error routine. Assuming that the status code is as expected, the application must load a data packet into TWDR. Subsequently, a specific value must be written to TWCR, instructing the TWI hardware to transmit the data packet present in TWDR. Which value to write is described later on. However, it is important that the TWINT bit is set in the value written. Writing a one to TWINT clears the flag. The TWI will not start any operation as long as the TWINT bit in TWCR is set. Immediately after the application has cleared TWINT, the TWI will initiate transmission of the data packet.
- 6. When the data packet has been transmitted, the TWINT Flag in TWCR is set, and TWSR is updated with a status code indicating that the data packet has successfully been sent. The status code will also reflect whether a Slave acknowledged the packet or not.
- 7. The application software should now examine the value of TWSR, to make sure that the data packet was successfully transmitted, and that the value of the ACK bit was as expected. If TWSR indicates otherwise, the application software might take some special action, like calling an error routine. Assuming that the status code is as expected, the application must write a specific value to TWCR, instructing the TWI hardware to transmit a STOP condition. Which value to write is described later on. However, it is important that the TWINT bit is set in the value written. Writing a one to TWINT clears the flag. The TWI will not start any operation as long as the TWINT bit in TWCR is set. Immediately after the application has cleared TWINT, the TWI will initiate transmission of the STOP condition. Note that TWINT is NOT set after a STOP condition has been sent.

Even though this example is simple, it shows the principles involved in all TWI transmissions. These can be summarized as follows:

• When the TWI has finished an operation and expects application response, the TWINT Flag is set. The SCL line is pulled low until TWINT is cleared.



#### 22.8 **Register Description**

#### 22.8.1 MCUCR – MCU Control Register



The MCU Control Register contains control bits for general MCU functions.

#### • Bits 7 – JTD: JTAG Interface Disable

When this bit is zero, the JTAG interface is enabled if the JTAGEN Fuse is programmed. If this bit is one, the JTAG interface is disabled. In order to avoid unintentional disabling or enabling of the JTAG interface, a timed sequence must be followed when changing this bit: The application software must write this bit to the desired value twice within four cycles to change its value. Note that this bit must not be altered when using the On-chip Debug system.

#### 22.8.2 MCUSR – MCU Status Register

The MCU Status Register provides information on which reset source caused an MCU reset.

| Bit           | 7 | 6 | 5 | 4    | 3    | 2              | 1     | 0    | _     |
|---------------|---|---|---|------|------|----------------|-------|------|-------|
| 0x34 (0x54)   | - | - | - | JTRF | WDRF | BORF           | EXTRF | PORF | MCUSR |
| Read/Write    | R | R | R | R/W  | R/W  | R/W            | R/W   | R/W  | -     |
| Initial Value | 0 | 0 | 0 |      | Se   | e Bit Descript | ion   |      |       |

#### Bit 4 – JTRF: JTAG Reset Flag

This bit is set if a reset is being caused by a logic one in the JTAG Reset Register selected by the JTAG instruction AVR\_RESET. This bit is reset by a Power-on Reset, or by writing a logic zero to the flag.



The page address must be written to PCPAGE. Other bits in the Z-pointer must be written to zero during this operation.

- Page Write to the RWW section: The NRWW section can be read during the Page Write.
- Page Write to the NRWW section: The CPU is halted during the operation.

#### 23.8.4 Using the SPM Interrupt

If the SPM interrupt is enabled, the SPM interrupt will generate a constant interrupt when the SPMEN bit in SPMCSR is cleared. This means that the interrupt can be used instead of polling the SPMCSR Register in software. When using the SPM interrupt, the Interrupt Vectors should be moved to the BLS section to avoid that an interrupt is accessing the RWW section when it is blocked for reading. How to move the interrupts is described in "Interrupts" on page 61.

#### 23.8.5 Consideration While Updating BLS

Special care must be taken if the user allows the Boot Loader section to be updated by leaving Boot Lock bit11 unprogrammed. An accidental write to the Boot Loader itself can corrupt the entire Boot Loader, and further software updates might be impossible. If it is not necessary to change the Boot Loader software itself, it is recommended to program the Boot Lock bit11 to protect the Boot Loader software from any internal software changes.

#### 23.8.6 Prevent Reading the RWW Section During Self-Programming

During Self-Programming (either Page Erase or Page Write), the RWW section is always blocked for reading. The user software itself must prevent that this section is addressed during the self programming operation. The RWWSB in the SPMCSR will be set as long as the RWW section is busy. During Self-Programming the Interrupt Vector table should be moved to the BLS as described in "Interrupts" on page 61, or the interrupts must be disabled. Before addressing the RWW section after the programming is completed, the user software must clear the RWWSB by writing the RWWSRE. See "Simple Assembly Code Example for a Boot Loader" on page 286 for an example.

#### 23.8.7 Setting the Boot Loader Lock Bits by SPM

To set the Boot Loader Lock bits and general lock bits, write the desired data to R0, write "X0001001" to SPMCSR and execute SPM within four clock cycles after writing SPMCSR.

| Bit | 7 | 6 | 5     | 4     | 3     | 2     | 1   | 0   |
|-----|---|---|-------|-------|-------|-------|-----|-----|
| R0  | 1 | 1 | BLB12 | BLB11 | BLB02 | BLB01 | LB2 | LB1 |

See Table 23-2 and Table 23-3 for how the different settings of the Boot Loader bits affect the Flash access.

If bits 5..0 in R0 are cleared (zero), the corresponding Boot Lock bit will be programmed if an SPM instruction is executed within four cycles after BLBSET and SPMEN are set in SPMCSR. The Z-pointer is don't care during this operation, but for future compatibility it is recommended to load the Z-pointer with 0x0001 (same as used for reading the  $IO_{ck}$  bits). For future compatibility it is also recommended to set bits 7 and 6 in R0 to "1" when writing the Lock bits. When programming the Lock bits the entire Flash can be read during the operation.

#### 23.8.8 EEPROM Write Prevents Writing to SPMCSR

Note that an EEPROM write operation will block all software programming to Flash. Reading the Fuses and Lock bits from software will also be prevented during the EEPROM write operation. It



is recommended that the user checks the status bit (EEPE) in the EECR Register and verifies that the bit is cleared before writing to the SPMCSR Register.

#### 23.8.9 Reading the Fuse and Lock Bits from Software

It is possible to read both the Fuse and Lock bits from software. To read the Lock bits, load the Z-pointer with 0x0001 and set the BLBSET and SPMEN bits in SPMCSR. When an (E)LPM instruction is executed within three CPU cycles after the BLBSET and SPMEN bits are set in SPMCSR, the value of the Lock bits will be loaded in the destination register. The BLBSET and SPMEN bits will auto-clear upon completion of reading the Lock bits or if no (E)LPM instruction is executed within three CPU cycles or no SPM instruction is executed within four CPU cycles. When BLBSET and SPMEN are cleared, (E)LPM will work as described in the Instruction set Manual.



The algorithm for reading the Fuse Low byte is similar to the one described above for reading the Lock bits. To read the Fuse Low byte, load the Z-pointer with 0x0000 and set the BLBSET and SPMEN bits in SPMCSR. When an (E)LPM instruction is executed within three cycles after the BLBSET and SPMEN bits are set in the SPMCSR, the value of the Fuse Low byte (FLB) will be loaded in the destination register as shown below. Refer to Table 24-5 on page 295 for a detailed description and mapping of the Fuse Low byte.

Similarly, when reading the Fuse High byte, load 0x0003 in the Z-pointer. When an (E)LPM instruction is executed within three cycles after the BLBSET and SPMEN bits are set in the SPMCSR, the value of the Fuse High byte (FHB) will be loaded in the destination register as shown below. Refer to Table 24-4 on page 295 for detailed description and mapping of the Fuse High byte.



When reading the Extended Fuse byte, load 0x0002 in the Z-pointer. When an (E)LPM instruction is executed within three cycles after the BLBSET and SPMEN bits are set in the SPMCSR, the value of the Extended Fuse byte (EFB) will be loaded in the destination register as shown below. Refer to Table 24-3 on page 294 for detailed description and mapping of the Extended Fuse byte.



Fuse and Lock bits that are programmed, will be read as zero. Fuse and Lock bits that are unprogrammed, will be read as one.

#### 23.8.10 Reading the Signature Row from Software

To read the Signature Row from software, load the Z-pointer with the signature byte address given in Table 23-5 on page 285 and set the SIGRD and SPMEN bits in SPMCSR. When an LPM instruction is executed within three CPU cycles after the SIGRD and SPMEN bits are set in SPMCSR, the signature byte value will be loaded in the destination register. The SIGRD and SPMEN bits will auto-clear upon completion of reading the Signature Row Lock bits or if no LPM



| Symbol | Parameter  | Condition   | Min <sup>(1)</sup> | <b>Typ</b> <sup>(1)</sup> | Max <sup>(1)</sup> | Units |
|--------|--|---|--------------------|---------------------------|--------------------|-------|
|        |  | Gain = 1x   |                    | 10                        |                    |       |
|        | Resolution   | Gain = 10x  |                    | 10                        |                    | Bits  |
|        |  | Gain = 200x   |                    | 7                         |                    |       |
|        |  | Gain = 1x<br>$V_{CC}$ =5 V, $V_{REF}$ = 4V<br>ADC clock = 200 kHz         |                    | 19.5                      |                    |       |
|        | Absolute Accuracy (Including INL,<br>DNL Quantization Error and Offset<br>Error) | Gain = 10x<br>$V_{CC}$ =5 V, $V_{REF}$ = 4V<br>ADC clock = 200 kHz        |                    | 20.5                      |                    |       |
|        |  | Gain = 200x<br>$V_{CC}$ =5 V, $V_{REF}$ = 4V<br>ADC clock = 200 kHz       |                    | 8.5                       |                    |       |
|        | Integral Non-linearity (INL)<br>Differential Non-linearity (DNL)                 | Gain = 1x<br>$V_{CC}$ =5 V, $V_{REF}$ = 4V<br>ADC clock = 200 kHz         |                    | 2.25                      |                    |       |
|        |  | Gain = 10x<br>$V_{CC}$ =5 V, $V_{REF}$ = 4V<br>ADC clock = 200 kHz        |                    | 4.25                      |                    | LSB   |
|        |  | Gain = 200x<br>$V_{CC}$ =5 V, $V_{REF}$ = 4V<br>ADC clock = 200 kHz       |                    | 11.5                      |                    |       |
|        |  | Gain = 1x<br>$V_{CC}$ =5 V, $V_{REF}$ = 4V<br>ADC clock = 200 kHz         |                    | 0.75                      |                    |       |
|        |  | $      Gain = 10x \\ V_{CC} = 5 V, V_{REF} = 4V \\ ADC clock = 200 kHz $  |                    | 0.75                      |                    |       |
|        |  | $      Gain = 200x \\ V_{CC} = 5 V, V_{REF} = 4V \\ ADC clock = 200 kHz $ |                    | 9.5                       |                    |       |

### Table 25-12. ADC Characteristics, Differential Channels





Figure 26-16. I/O Pin Pull-up Resistor Current vs. Input Voltage ( $V_{CC}$  = 2.7V).

Figure 26-17. I/O Pin Pull-up Resistor Current vs. Input Voltage ( $V_{CC} = 5V$ ).



#### 26.3.7 Pin Pull-up



Figure 26-109.I/O Pin Pull-up Resistor Current vs. Input Voltage ( $V_{CC} = 1.8V$ ).







## ATmega164P/324P/644P

## 28. Instruction Set Summary

| Mnemonics        | Operands         | Description                              | Operation  | Flags      | #Clocks |
|------------------|------------------|--|--|------------|---------|
| ABITHMETIC AND I | OGIC INSTRUCTION | S  |  | - 3-       |         |
|                  | Bd Br            | Add two Begisters                        | $Bd \leftarrow Bd + Br$  | ZCNVH      | 1       |
| ADC              | Bd Br            | Add with Carry two Begisters             | $Bd \leftarrow Bd + Br + C$  | ZCNVH      | 1       |
| ADIW             | Bdl K            | Add Immediate to Word                    | $Bdh Bdl \leftarrow Bdh Bdl + K$   | ZCNVS      | 2       |
| SUB              | Rd. Rr           | Subtract two Registers                   | Rd ← Rd - Rr   | Z.C.N.V.H  | 1       |
| SUBI             | Rd, K            | Subtract Constant from Register          | Bd ← Bd - K  | Z.C.N.V.H  | 1       |
| SBC              | Rd, Rr           | Subtract with Carry two Registers        | Rd ← Rd - Rr - C   | Z.C.N.V.H  | 1       |
| SBCI             | Rd, K            | Subtract with Carry Constant from Reg.   | Rd ← Rd - K - C  | Z.C.N.V.H  | 1       |
| SBIW             | Rdl.K            | Subtract Immediate from Word             | Rdh:Rdl ← Rdh:Rdl - K  | Z.C.N.V.S  | 2       |
| AND              | Rd, Rr           | Logical AND Registers                    | $Rd \leftarrow Rd \bullet Rr$  | Z,N,V      | 1       |
| ANDI             | Rd, K            | Logical AND Register and Constant        | $Rd \leftarrow Rd \bullet K$   | Z,N,V      | 1       |
| OR               | Rd, Rr           | Logical OR Registers                     | $Rd \leftarrow Rd \lor Rr$   | Z,N,V      | 1       |
| ORI              | Rd, K            | Logical OR Register and Constant         | $Rd \leftarrow Rd \lor K$  | Z,N,V      | 1       |
| EOR              | Rd, Rr           | Exclusive OR Registers                   | $Rd \leftarrow Rd \oplus Rr$   | Z,N,V      | 1       |
| COM              | Rd               | One's Complement                         | $Rd \leftarrow 0xFF - Rd$  | Z,C,N,V    | 1       |
| NEG              | Rd               | Two's Complement                         | Rd ← 0x00 - Rd   | Z,C,N,V,H  | 1       |
| SBR              | Rd,K             | Set Bit(s) in Register                   | $Rd \gets Rd \lor K$   | Z,N,V      | 1       |
| CBR              | Rd,K             | Clear Bit(s) in Register                 | $Rd \leftarrow Rd \bullet (0xFF - K)$  | Z,N,V      | 1       |
| INC              | Rd               | Increment                                | $Rd \leftarrow Rd + 1$   | Z,N,V      | 1       |
| DEC              | Rd               | Decrement                                | $Rd \leftarrow Rd - 1$   | Z,N,V      | 1       |
| TST              | Rd               | Test for Zero or Minus                   | $Rd \leftarrow Rd \bullet Rd$  | Z,N,V      | 1       |
| CLR              | Rd               | Clear Register                           | $Rd  \leftarrow Rd \oplus Rd$  | Z,N,V      | 1       |
| SER              | Rd               | Set Register                             | $Rd \leftarrow 0xFF$   | None       | 1       |
| MUL              | Rd, Rr           | Multiply Unsigned                        | $R1:R0 \leftarrow Rd x Rr$   | Z,C        | 2       |
| MULS             | Rd, Rr           | Multiply Signed                          | R1:R0 ← Rd x Rr  | Z,C        | 2       |
| MULSU            | Rd, Rr           | Multiply Signed with Unsigned            | R1:R0 ← Rd x Rr  | Z,C        | 2       |
| FMUL             | Rd, Rr           | Fractional Multiply Unsigned             | R1:R0 ← (Rd x Rr) $<< 1$   | Z,C        | 2       |
| FMULS            | Rd, Rr           | Fractional Multiply Signed               | $R1:R0 \leftarrow (Rd x Rr) << 1$  | Z,C        | 2       |
| FMULSU           | Rd, Rr           | Fractional Multiply Signed with Unsigned | $R1:R0 \leftarrow (Rd \times Rr) << 1$   | Z,C        | 2       |
| BRANCH INSTRUC   | TIONS            | 1  |  |            |         |
| RJMP             | k                | Relative Jump                            | $PC \leftarrow PC + k + 1$   | None       | 2       |
| IJMP             |                  | Indirect Jump to (Z)                     | $PC \leftarrow Z$  | None       | 2       |
| JMP              | k                | Direct Jump                              | $PC \leftarrow k$  | None       | 3       |
| RCALL            | k                | Relative Subroutine Call                 | $PC \leftarrow PC + k + 1$   | None       | 4       |
| ICALL            |                  | Indirect Call to (Z)                     | $PC \leftarrow Z$  | None       | 4       |
| CALL             | k                | Direct Subroutine Call                   | $PC \leftarrow k$  | None       | 5       |
| RET              |                  | Subroutine Return                        | $PC \leftarrow STACK$  | None       | 5       |
| RETI             |                  | Interrupt Return                         | $PC \leftarrow STACK$  | 1          | 5       |
| CPSE             | Rd,Rr            | Compare, Skip if Equal                   | if $(Rd = Rr) PC \leftarrow PC + 2 \text{ or } 3$  | None       | 1/2/3   |
| CP               | Rd,Rr            | Compare                                  | Rd – Rr  | Z, N,V,C,H | 1       |
| CPC              | Rd,Rr            | Compare with Carry                       | Rd – Rr – C  | Z, N,V,C,H | 1       |
| CPI              | Rd,K             | Compare Register with Immediate          | Rd – K   | Z, N,V,C,H | 1       |
| SBRC             | Rr, b            | Skip if Bit in Register Cleared          | if (Rr(b)=0) PC $\leftarrow$ PC + 2 or 3   | None       | 1/2/3   |
| SBRS             | Rr, b            | Skip if Bit in Register is Set           | if $(\text{Rr}(b)=1) \text{PC} \leftarrow \text{PC} + 2 \text{ or } 3$   | None       | 1/2/3   |
| SBIC             | P, b             | Skip if Bit in I/O Register Cleared      | if (P(b)=0) PC $\leftarrow$ PC + 2 or 3  | None       | 1/2/3   |
| SBIS             | P, b             | Skip if Bit in I/O Register is Set       | if $(P(b)=1) PC \leftarrow PC + 2 \text{ or } 3$   | None       | 1/2/3   |
| BRBS             | S, K             | Branch if Status Flag Set                | if $(SREG(s) = 1)$ then $PC \leftarrow PC + k + 1$   | None       | 1/2     |
| BRBC             | s, k             | Branch If Status Flag Cleared            | if $(SREG(s) = 0)$ then $PC \leftarrow PC+k + 1$   | None       | 1/2     |
| BREQ             | K                | Branch if Equal                          | if $(Z = 1)$ then PC $\leftarrow$ PC + k + 1   | None       | 1/2     |
| BRNE             | ĸ                | Branch if Not Equal                      | If $(2 = 0)$ then PC $\leftarrow$ PC + k + 1   | None       | 1/2     |
| BRCS             | K                | Branch if Carry Set                      | if $(C = 1)$ then $PC \leftarrow PC + k + 1$   | None       | 1/2     |
| BRCC             | ĸ                | Branch if Carry Cleared                  | If $(C = 0)$ then $PC \leftarrow PC + K + 1$   | None       | 1/2     |
| BRSH             | ĸ                | Branch if Same or Higher                 | If $(C = 0)$ then $PC \leftarrow PC + K + 1$   | None       | 1/2     |
| BRLU             | ĸ                | Dranch II Lower                          | if $(U = 1)$ then $PC \leftarrow PC + K + 1$   | None       | 1/2     |
| BDDI             | ĸ                | Didition in Millius<br>Branch if Dius    | if $(N = 0)$ then $PC \leftarrow PC + K + 1$<br>if $(N = 0)$ then $PC \leftarrow PC + k + 1$                   | None       | 1/2     |
| BRPL             | K                | Branch II Plus                           | If $(N = 0)$ then $PC \leftarrow PC + K + 1$   | None       | 1/2     |
|                  | ĸ                | Branch II Greater of Equal, Signed       | if $(N \oplus V = 0)$ then PC $\leftarrow$ PC + K + 1<br>if $(N \oplus V = 1)$ then PC $\leftarrow$ PC + V + 1 | None       | 1/2     |
|                  | r.<br>k          | Branch if Half Carry Elag Set            | if $(H = 1)$ then $PC \leftarrow PC + K + 1$   | None       | 1/2     |
| BRUC             | n<br>k           | Branch if Half Carry Flag Cloared        | if $(H = 0)$ then $PC \neq PC + K + 1$   | None       | 1/2     |
| BRTS             | r.<br>k          | Branch if T Flag Set                     | if $(T = 1)$ then PC $\leftarrow$ PC + k + 1   | None       | 1/2     |
| BRTC             | k                | Branch if T Elag Cleared                 | if $(T = 0)$ then PC $\leftarrow$ PC + k + 1   | None       | 1/2     |
| BRVS             | k                | Branch if Overflow Flag is Set           | if $(V = 1)$ then PC $\leftarrow$ PC + k + 1   | None       | 1/2     |
|                  | 1 13             |  |  |            | 1/6     |

