

#### Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFI

Product Status	Active
Core Processor	AVR
Core Size	8-Bit
Speed	10MHz
Connectivity	I <sup>2</sup> C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	32
Program Memory Size	32KB (16K x 16)
Program Memory Type	FLASH
EEPROM Size	1K x 8
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 8x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-TQFP
Supplier Device Package	44-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/atmega324pv-10aur

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

## 3. About

## 3.1 Resources

A comprehensive set of development tools, application notes and datasheetsare available for download on http://www.atmel.com/avr.

## 3.2 About Code Examples

This documentation contains simple code examples that briefly show how to use various parts of the device. Be aware that not all C compiler vendors include bit definitions in the header files and interrupt handling in C is compiler dependent. Please confirm with the C compiler documentation for more details.

The code examples assume that the part specific header file is included before compilation. For I/O registers located in extended I/O map, "IN", "OUT", "SBIS", "SBIC", "CBI", and "SBI" instructions must be replaced with instructions that allow access to extended I/O. Typically "LDS" and "STS" combined with "SBRS", "SBRC", "SBR", and "CBR".

## 3.3 Data Retention

Reliability Qualification results show that the projected data retention failure rate is much less than 1 PPM over 20 years at 85°C or 100 years at 25°C.



## 7.6 Power-down Mode

When the SM2..0 bits are written to 010, the SLEEP instruction makes the MCU enter Powerdown mode. In this mode, the external Oscillator is stopped, while the external interrupts, the 2wire Serial Interface, and the Watchdog continue operating (if enabled). Only an External Reset, a Watchdog Reset, a Brown-out Reset, 2-wire Serial Interface address match, an external level interrupt on PCINT7:4, an external interrupt on INT2:0, or a pin change interrupt can wake up the MCU. This sleep mode basically halts all generated clocks, allowing operation of asynchronous modules only.

Note that if a level triggered interrupt is used for wake-up from Power-down mode, the changed level must be held for some time to wake up the MCU. Refer to "External Interrupts" on page 67 for details.

When waking up from Power-down mode, there is a delay from the wake-up condition occurs until the wake-up becomes effective. This allows the clock to restart and become stable after having been stopped. The wake-up period is defined by the same CKSEL Fuses that define the Reset Time-out period, as described in "Clock Sources" on page 30.

## 7.7 Power-save Mode

When the SM2:0 bits are written to 011, the SLEEP instruction makes the MCU enter Powersave mode. This mode is identical to Power-down, with one exception:

If Timer/Counter2 is enabled, it will keep running during sleep. The device can wake up from either Timer Overflow or Output Compare event from Timer/Counter2 if the corresponding Timer/Counter2 interrupt enable bits are set in TIMSK2, and the Global Interrupt Enable bit in SREG is set.

If Timer/Counter2 is not running, Power-down mode is recommended instead of Power-save mode.

The Timer/Counter2 can be clocked both synchronously and asynchronously in Power-save mode. If the Timer/Counter2 is not using the asynchronous clock, the Timer/Counter Oscillator is stopped during sleep. If the Timer/Counter2 is not using the synchronous clock, the clock source is stopped during sleep. Note that even if the synchronous clock is running in Power-save, this clock is only available for the Timer/Counter2.

## 7.8 Standby Mode

When the SM2..0 bits are 110 and an external crystal/resonator clock option is selected, the SLEEP instruction makes the MCU enter Standby mode. This mode is identical to Power-down with the exception that the Oscillator is kept running. From Standby mode, the device wakes up in six clock cycles.


## 7.9 Extended Standby Mode


When the SM2..0 bits are 111 and an external crystal/resonator clock option is selected, the SLEEP instruction makes the MCU enter Extended Standby mode. This mode is identical to Power-save mode with the exception that the Oscillator is kept running. From Extended Standby mode, the device wakes up in six clock cycles.



## 11.3 Alternate Port Functions

Most port pins have alternate functions in addition to being general digital I/Os. Figure 11-5 shows how the port pin control signals from the simplified Figure 11-2 on page 73 can be overridden by alternate functions. The overriding signals may not be present in all port pins, but the figure serves as a generic description applicable to all port pins in the AVR microcontroller family.





Note: 1. WRx, WPx, WDx, RRx, RPx, and RDx are common to all pins within the same port. clk<sub>I/O</sub>, SLEEP, and PUD are common to all ports. All other signals are unique for each pin.



## 12. 8-bit Timer/Counter0 with PWM

## 12.1 Features


- Two Independent Output Compare Units
- Double Buffered Output Compare Registers
- Clear Timer on Compare Match (Auto Reload)
- Glitch Free, Phase Correct Pulse Width Modulator (PWM)
- Variable PWM Period
- Frequency Generator
- Three Independent Interrupt Sources (TOV0, OCF0A, and OCF0B)

### 12.2 Overview

Timer/Counter0 is a general purpose 8-bit Timer/Counter module, with two independent Output Compare Units, and with PWM support. It allows accurate program execution timing (event management) and wave generation.

A simplified block diagram of the 8-bit Timer/Counter is shown in Figure 12-1. For the actual placement of I/O pins, see "Pin Configurations" on page 2. CPU accessible I/O Registers, including I/O bits and I/O pins, are shown in bold. The device-specific I/O Register and bit locations are listed in the "Register Description" on page 104.





#### 12.2.1 Registers

The Timer/Counter (TCNT0) and Output Compare Registers (OCR0A and OCR0B) are 8-bit registers. Interrupt request (abbreviated to Int.Req. in the figure) signals are all visible in the Timer Interrupt Flag Register (TIFR0). All interrupts are individually masked with the Timer Interrupt Mask Register (TIMSK0). TIFR0 and TIMSK0 are not shown in the figure.

The Timer/Counter can be clocked internally, via the prescaler, or by an external clock source on the T0 pin. The Clock Select logic block controls which clock source and edge the Timer/Counter



Table 12-7 on page 106 shows the COM0B1:0 bit functionality when the WGM02:0 bits are set to phase correct PWM mode.

COM0B1	COM0B0	Description
0	0	Normal port operation, OC0B disconnected.
0	1	Reserved
1	0	Clear OC0B on Compare Match when up-counting. Set OC0B on Compare Match when down-counting.
1	1	Set OC0B on Compare Match when up-counting. Clear OC0B on Compare Match when down-counting.

Compare Output Mode, Phase Correct PWM Mode<sup>(1)</sup> Table 12-7.

1. A special case occurs when OCR0B equals TOP and COM0B1 is set. In this case, the Com-Note: pare Match is ignored, but the set or clear is done at TOP. See "Phase Correct PWM Mode" on page 101 for more details.

#### Bits 3:2 – Res: Reserved Bits

These bits are reserved bits in the ATmega164P/324P/644P and will always read as zero.

#### Bits 1:0 – WGM01:0: Waveform Generation Mode

Combined with the WGM02 bit found in the TCCR0B Register, these bits control the counting sequence of the counter, the source for maximum (TOP) counter value, and what type of waveform generation to be used, see Table 12-8 on page 106. Modes of operation supported by the Timer/Counter unit are: Normal mode (counter), Clear Timer on Compare Match (CTC) mode, and two types of Pulse Width Modulation (PWM) modes (see "Modes of Operation" on page 123).

Mode	WGM2	WGM1	WGM0	Timer/Counter Mode of Operation	ТОР	Update of OCRx at	TOV Flag Set on <sup>(1)(2)</sup>
0	0	0	0	Normal	0xFF	Immediate	MAX
1	0	0	1	PWM, Phase Correct	0xFF	TOP	BOTTOM
2	0	1	0	СТС	OCRA	Immediate	MAX
3	0	1	1	Fast PWM	0xFF	BOTTOM	MAX
4	1	0	0	Reserved	_	_	-
5	1	0	1	PWM, Phase Correct	OCRA	TOP	воттом
6	1	1	0	Reserved	_	_	_
7	1	1	1	Fast PWM	OCRA	BOTTOM	TOP

Table 12-8. Waveform Generation Mode Bit Description

Notes: 1. MAX  $= 0 \times FF$ 

2. BOTTOM = 0x00



value when the counter is running with none or a low prescaler value, there is a risk that the new ICRn value written is lower than the current value of TCNTn. The result will then be that the counter will miss the compare match at the TOP value. The counter will then have to count to the MAX value (0xFFFF) and wrap around starting at 0x0000 before the compare match can occur. The OCRnA Register however, is double buffered. This feature allows the OCRnA I/O location to be written anytime. When the OCRnA I/O location is written the value written will be put into the OCRnA Buffer Register. The OCRnA Compare Register will then be updated with the value in the Buffer Register at the next timer clock cycle the TCNTn matches TOP. The update is done at the same timer clock cycle as the TCNTn is cleared and the TOVn Flag is set.

Using the ICRn Register for defining TOP works well when using fixed TOP values. By using ICRn, the OCRnA Register is free to be used for generating a PWM output on OCnA. However, if the base PWM frequency is actively changed (by changing the TOP value), using the OCRnA as TOP is clearly a better choice due to its double buffer feature.

In fast PWM mode, the compare units allow generation of PWM waveforms on the OCnx pins. Setting the COMnx1:0 bits to two will produce a non-inverted PWM and an inverted PWM output can be generated by setting the COMnx1:0 to three (see Table on page 133). The actual OCnx value will only be visible on the port pin if the data direction for the port pin is set as output (DDR\_OCnx). The PWM waveform is generated by setting (or clearing) the OCnx Register at the compare match between OCRnx and TCNTn, and clearing (or setting) the OCnx Register at the timer clock cycle the counter is cleared (changes from TOP to BOTTOM).

The PWM frequency for the output can be calculated by the following equation:

$$f_{OCnxPWM} = \frac{f_{clk\_l/O}}{N \cdot (1 + TOP)}$$

The N variable represents the prescaler divider (1, 8, 64, 256, or 1024).

The extreme values for the OCRnx Register represents special cases when generating a PWM waveform output in the fast PWM mode. If the OCRnx is set equal to BOTTOM (0x0000) the output will be a narrow spike for each TOP+1 timer clock cycle. Setting the OCRnx equal to TOP will result in a constant high or low output (depending on the polarity of the output set by the COMnx1:0 bits.)

A frequency (with 50% duty cycle) waveform output in fast PWM mode can be achieved by setting OCnA to toggle its logical level on each compare match (COMnA1:0 = 1). This applies only if OCR1A is used to define the TOP value (WGM13:0 = 15). The waveform generated will have a maximum frequency of  $f_{OCnA} = f_{clk\_l/O}/2$  when OCRnA is set to zero (0x0000). This feature is similar to the OCnA toggle in CTC mode, except the double buffer feature of the Output Compare unit is enabled in the fast PWM mode.

#### 13.9.4 Phase Correct PWM Mode

The *phase correct Pulse Width Modulation* or phase correct PWM mode (WGMn3:0 = 1, 2, 3, 10, or 11) provides a high resolution phase correct PWM waveform generation option. The phase correct PWM mode is, like the phase and frequency correct PWM mode, based on a dual-slope operation. The counter counts repeatedly from BOTTOM (0x0000) to TOP and then from TOP to BOTTOM. In non-inverting Compare Output mode, the Output Compare (OCnx) is cleared on the compare match between TCNTn and OCRnx while upcounting, and set on the compare match while downcounting. In inverting Output Compare mode, the operation is inverted. The dual-slope operation has lower maximum operation frequency than single slope





operation. However, due to the symmetric feature of the dual-slope PWM modes, these modes are preferred for motor control applications.

The PWM resolution for the phase correct PWM mode can be fixed to 8-, 9-, or 10-bit, or defined by either ICRn or OCRnA. The minimum resolution allowed is 2-bit (ICRn or OCRnA set to 0x0003), and the maximum resolution is 16-bit (ICRn or OCRnA set to MAX). The PWM resolution in bits can be calculated by using the following equation:

$$R_{PCPWM} = \frac{\log(TOP + 1)}{\log(2)}$$

In phase correct PWM mode the counter is incremented until the counter value matches either one of the fixed values 0x00FF, 0x01FF, or 0x03FF (WGMn3:0 = 1, 2, or 3), the value in ICRn (WGMn3:0 = 10), or the value in OCRnA (WGMn3:0 = 11). The counter has then reached the TOP and changes the count direction. The TCNTn value will be equal to TOP for one timer clock cycle. The timing diagram for the phase correct PWM mode is shown on Figure 13-8. The figure shows phase correct PWM mode when OCRnA or ICRn is used to define TOP. The TCNTn value is in the timing diagram shown as a histogram for illustrating the dual-slope operation. The diagram includes non-inverted and inverted PWM outputs. The small horizontal line marks on the TCNTn slopes represent compare matches between OCRnx and TCNTn. The OCnx Interrupt Flag will be set when a compare match occurs.





The Timer/Counter Overflow Flag (TOVn) is set each time the counter reaches BOTTOM. When either OCRnA or ICRn is used for defining the TOP value, the OCnA or ICFn Flag is set accordingly at the same timer clock cycle as the OCRnx Registers are updated with the double buffer value (at TOP). The Interrupt Flags can be used to generate an interrupt each time the counter reaches the TOP or BOTTOM value.

When changing the TOP value the program must ensure that the new TOP value is higher or equal to the value of all of the Compare Registers. If the TOP value is lower than any of the Compare Registers, a compare match will never occur between the TCNTn and the OCRnx. Note that when using fixed TOP values, the unused bits are masked to zero when any of the



## 14.10 Timer/Counter Prescaler





Figure 14-12. Prescaler for Timer/Counter2

The clock source for Timer/Counter2 is named  $clk_{T2S}$ .  $clk_{T2S}$  is by default connected to the main system I/O clock  $clk_{IO}$ . By setting the AS2 bit in ASSR, Timer/Counter2 is asynchronously clocked from the TOSC1 pin. This enables use of Timer/Counter2 as a Real Time Counter (RTC). When AS2 is set, pins TOSC1 and TOSC2 are disconnected from Port C. A crystal can then be connected between the TOSC1 and TOSC2 pins to serve as an independent clock source for Timer/Counter2. The Oscillator is optimized for use with a 32.768 kHz crystal. By setting the EXCLK bit in the ASSR a 32 kHz external clock can be applied. See "ASSR – Asynchronous Status Register" on page 157 for details.

For Timer/Counter2, the possible prescaled selections are:  $clk_{T2S}/8$ ,  $clk_{T2S}/32$ ,  $clk_{T2S}/64$ ,  $clk_{T2S}/128$ ,  $clk_{T2S}/256$ , and  $clk_{T2S}/1024$ . Additionally,  $clk_{T2S}$  as well as 0 (stop) may be selected. Setting the PSRASY bit in GTCCR resets the prescaler. This allows the user to operate with a predictable prescaler.

## 14.11 Register Description

### 14.11.1 TCCR2A – Timer/Counter Control Register A



### Bits 7:6 – COM2A1:0: Compare Match Output A Mode

These bits control the Output Compare pin (OC2A) behavior. If one or both of the COM2A1:0 bits are set, the OC2A output overrides the normal port functionality of the I/O pin it is connected to. However, note that the Data Direction Register (DDR) bit corresponding to the OC2A pin must be set in order to enable the output driver.



## 15.3 **SS** Pin Functionality

### 15.3.1 Slave Mode

When the SPI is configured as a Slave, the Slave Select ( $\overline{SS}$ ) pin is always input. When  $\overline{SS}$  is held low, the SPI is activated, and MISO becomes an output if configured so by the user. All other pins are inputs. When  $\overline{SS}$  is driven high, all pins are inputs, and the SPI is passive, which means that it will not receive incoming data. Note that the SPI logic will be reset once the  $\overline{SS}$  pin is driven high.

The  $\overline{SS}$  pin is useful for packet/byte synchronization to keep the slave bit counter synchronous with the master clock generator. When the  $\overline{SS}$  pin is driven high, the SPI slave will immediately reset the send and receive logic, and drop any partially received data in the Shift Register.

#### 15.3.2 Master Mode

When the SPI is configured as a Master (MSTR in SPCR is set), the user can determine the direction of the  $\overline{SS}$  pin.

If  $\overline{SS}$  is configured as an output, the pin is a general output pin which does not affect the SPI system. Typically, the pin will be driving the  $\overline{SS}$  pin of the SPI Slave.

If  $\overline{SS}$  is configured as an input, it must be held high to ensure Master SPI operation. If the  $\overline{SS}$  pin is driven low by peripheral circuitry when the SPI is configured as a Master with the  $\overline{SS}$  pin defined as an input, the SPI system interprets this as another master selecting the SPI as a slave and starting to send data to it. To avoid bus contention, the SPI system takes the following actions:

- 1. The MSTR bit in SPCR is cleared and the SPI system becomes a Slave. As a result of the SPI becoming a Slave, the MOSI and SCK pins become inputs.
- 2. The SPIF Flag in SPSR is set, and if the SPI interrupt is enabled, and the I-bit in SREG is set, the interrupt routine will be executed.

Thus, when interrupt-driven SPI transmission is used in Master mode, and there exists a possibility that  $\overline{SS}$  is driven low, the interrupt should always check that the MSTR bit is still set. If the MSTR bit has been cleared by a slave select, it must be set by the user to re-enable SPI Master mode.

### 15.4 Data Modes

There are four combinations of SCK phase and polarity with respect to serial data, which are determined by control bits CPHA and CPOL. The SPI data transfer formats are shown in Figure 15-3 on page 167 and Figure 15-4 on page 167. Data bits are shifted out and latched in on opposite edges of the SCK signal, ensuring sufficient time for data signals to stabilize. This is clearly seen by summarizing Table 15-3 on page 168 and Table 15-4 on page 168, as done in Table 15-2 on page 167






Figure 18-12. Formats and States in the Master Transmitter Mode

#### 18.7.2 Master Receiver Mode

In the Master Receiver mode, a number of data bytes are received from a Slave Transmitter (Slave see Figure 18-13 on page 222). In order to enter a Master mode, a START condition must be transmitted. The format of the following address packet determines whether Master Transmitter or Master Receiver mode is to be entered. If SLA+W is transmitted, MT mode is entered, if SLA+R is transmitted, MR mode is entered. All the status codes mentioned in this section assume that the prescaler bits are zero or are masked to zero.



## 23.9 Register Description

#### 23.9.1 SPMCSR – Store Program Memory Control and Status Register

The Store Program Memory Control and Status Register contains the control bits needed to control the Boot Loader operations.

Bit	7	6	5	4	3	2	1	0	_
0x37 (0x57)	SPMIE	RWWSB	SIGRD	RWWSRE	BLBSET	PGWRT	PGERS	SPMEN	SPMCSR
Read/Write	R/W	R	R/W	R/W	R/W	R/W	R/W	R/W	
Initial Value	0	0	0	0	0	0	0	0	

#### Bit 7 – SPMIE: SPM Interrupt Enable

When the SPMIE bit is written to one, and the I-bit in the Status Register is set (one), the SPM ready interrupt will be enabled. The SPM ready Interrupt will be executed as long as the SPMEN bit in the SPMCSR Register is cleared.

#### Bit 6 – RWWSB: Read-While-Write Section Busy

When a Self-Programming (Page Erase or Page Write) operation to the RWW section is initiated, the RWWSB will be set (one) by hardware. When the RWWSB bit is set, the RWW section cannot be accessed. The RWWSB bit will be cleared if the RWWSRE bit is written to one after a Self-Programming operation is completed. Alternatively the RWWSB bit will automatically be cleared if a page load operation is initiated.

### • Bit 5 – SIGRD: Signature Row Read

If this bit is written to one at the same time as SPMEN, the next LPM instruction within three clock cycles will read a byte from the signature row into the destination register. see "Reading the Signature Row from Software" on page 284 for details. An SPM instruction within four cycles after SIGRD and SPMEN are set will have no effect. This operation is reserved for future use and should not be used.

### • Bit 4 – RWWSRE: Read-While-Write Section Read Enable

When programming (Page Erase or Page Write) to the RWW section, the RWW section is blocked for reading (the RWWSB will be set by hardware). To re-enable the RWW section, the user software must wait until the programming is completed (SPMEN will be cleared). Then, if the RWWSRE bit is written to one at the same time as SPMEN, the next SPM instruction within four clock cycles re-enables the RWW section. The RWW section cannot be re-enabled while the Flash is busy with a Page Erase or a Page Write (SPMEN is set). If the RWWSRE bit is written while the Flash is being loaded, the Flash load operation will abort and the data loaded will be lost.

#### Bit 3 – BLBSET: Boot Lock Bit Set

If this bit is written to one at the same time as SPMEN, the next SPM instruction within four clock cycles sets Boot Lock bits, according to the data in R0. The data in R1 and the address in the Z-pointer are ignored. The BLBSET bit will automatically be cleared upon completion of the Lock bit set, or if no SPM instruction is executed within four clock cycles.

An (E)LPM instruction within three cycles after BLBSET and SPMEN are set in the SPMCSR Register, will read either the Lock bits or the Fuse bits (depending on Z0 in the Z-pointer) into the destination register. See "Reading the Fuse and Lock Bits from Software" on page 284 for details.



Signal Name in Programming Mode	Pin Name	I/O	Function
PAGEL	PD7	I	Program Memory and EEPROM data Page Load.
BS2	PA0	I	Byte Select 2.
DATA	PB7-0	I/O	Bi-directional Data bus (Output when $\overline{OE}$ is low).

#### Table 24-10. BS2 and BS1 Encoding

BS2	BS1			Fuse Programming	Reading Fuse and Lock Bits	
0	0	Low Byte	Low Byte	Low Byte	Fuse Low Byte	
0	1	High Byte	High Byte	High Byte	Lockbits	
1	0	Extended High Byte	Reserved	Extended Byte	Extended Fuse Byte	
1	1	Reserved	Reserved	Reserved	Fuse High Byte	

## Table 24-11. Pin Values Used to Enter Programming Mode

Pin	Symbol	Value
PAGEL	Prog_enable[3]	0
XA1	Prog_enable[2]	0
XA0	Prog_enable[1]	0
BS1	Prog_enable[0]	0

### Table 24-12. XA1 and XA0 Enoding

XA1	XA0	Action when XTAL1 is Pulsed
0	0	Load Flash or EEPROM Address (High or low address byte determined by BS2 and BS1).
0	1	Load Data (High or Low data byte for Flash determined by BS1).
1	0	Load Command
1	1	No Action, Idle

#### Table 24-13. Command Byte Bit Encoding

Command Byte	Command Executed
1000 0000	Chip Erase
0100 0000	Write Fuse bits
0010 0000	Write Lock bits
0001 0000	Write Flash
0001 0001	Write EEPROM






Figure 24-4. Programming the EEPROM Waveforms

#### 24.7.6 Reading the Flash

The algorithm for reading the Flash memory is as follows (refer to "Programming the Flash" on page 300 for details on Command and Address loading):

- 1. A: Load Command "0000 0010".
- 2. H: Load Address Extended Byte (0x00- 0xFF).
- 3. G: Load Address High Byte (0x00 0xFF).
- 4. B: Load Address Low Byte (0x00 0xFF).
- 5. Set OE to "0", and BS1 to "0". The Flash word low byte can now be read at DATA.
- 6. Set BS to "1". The Flash word high byte can now be read at DATA.
- 7. Set OE to "1".

#### 24.7.7 Reading the EEPROM

The algorithm for reading the EEPROM memory is as follows (refer to "Programming the Flash" on page 300 for details on Command and Address loading):


- 1. A: Load Command "0000 0011".
- 2. G: Load Address High Byte (0x00 0xFF).
- 3. B: Load Address Low Byte (0x00 0xFF).
- 4. Set  $\overline{OE}$  to "0", and BS1 to "0". The EEPROM Data byte can now be read at DATA.
- 5. Set OE to "1".


#### 24.7.8 Programming the Fuse Low Bits

The algorithm for programming the Fuse Low bits is as follows (refer to "Programming the Flash" on page 300 for details on Command and Data loading):

- 1. A: Load Command "0100 0000".
- 2. C: Load Data Low Byte. Bit  $n = 0^{\circ}$  programs and bit  $n = 1^{\circ}$  erases the Fuse bit.
- 3. Give  $\overline{WR}$  a negative pulse and wait for RDY/ $\overline{BSY}$  to go high.







#### 26.2.11 Internal Oscillator Speed








Figure 26-97. Active Supply Current vs.  $V_{CC}$  (Internal RC Oscillator, 8 MHz).




Figure 26-98. Active Supply Current vs.  $V_{CC}$  (Internal RC Oscillator, 1 MHz).






Figure 26-129. Watchdog Oscillator Frequency vs.  $V_{CC}$ 




Figure 26-130. Calibrated 8 MHz RC Oscillator vs.  $\rm V_{CC}$ 



#### 26.3.13 Current Consumption in Reset and Reset Pulsewidth





Figure 26-139. Reset Supply Current vs. Low Frequency

Figure 26-140. Reset Supply Current vs. Frequency





# ATmega164P/324P/644P

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
(0x7E)	DIDR0	ADC7D	ADC6D	ADC5D	ADC4D	ADC3D	ADC2D	ADC1D	ADC0D	259
(0x7D)	Reserved	-	-	-	-	-	-	-	-	
(0x7C)	ADMUX	REFS1	REFS0	ADLAR	MUX4	MUX3	MUX2	MUX1	MUX0	255
(0x7B)	ADCSRB	-	ACME	-	-	-	ADTS2	ADTS1	ADTS0	238
(0x7A)	ADCSRA	ADEN	ADSC	ADATE	ADIF	ADIE	ADPS2	ADPS1	ADPS0	257
(0x79)	ADCH				ADC Data Re	gister High byte				258
(0x78)	ADCL				ADC Data Re	egister Low byte			-	258
(0x77)	Reserved	-	-	-	-	-	-	-	-	
(0x76)	Reserved	-	-	-	-	-	-	-	-	
(0x75)	Reserved	-	-	-	-	-	-	-	-	
(0x74)	Reserved	-	-	-	-	-	-	-	-	
(0x73)	PCMSK3	PCINT31	PCINT30	PCINT29	PCINT28	PCINT27	PCINT26	PCINT25	PCINT24	70
(0x72)	Reserved	-	-	-	-	-	-	-	-	
(0x71)	Reserved	-	-	-	-	-	-	-	-	450
(0x70)	TIMSK2	-	-	-	-	-	OCIE2B	OCIE2A	TOIE2	158
(0x6F)	TIMSK1 TIMSK0	-	-	ICIE1	-	-	OCIE1B	OCIE1A OCIE0A	TOIE1 TOIE0	137 109
(0x6E)			-				OCIE0B			
(0x6D)	PCMSK2	PCINT23	PCINT22	PCINT21	PCINT20	PCINT19	PCINT18	PCINT17	PCINT16	70 70
(0x6C) (0x6B)	PCMSK1 PCMSK0	PCINT15 PCINT7	PCINT14 PCINT6	PCINT13 PCINT5	PCINT12 PCINT4	PCINT11 PCINT3	PCINT10 PCINT2	PCINT9 PCINT1	PCINT8 PCINT0	70
(0x6B) (0x6A)	Reserved	- PCIN17	- PCINT6	-	- POINT4	-	POINT2	-	-	11
(0x6A) (0x69)	EICRA	-	-	- ISC21	- ISC20	ISC11	- ISC10	ISC01	- ISC00	67
(0x68)	PCICR	-	-	-	-	PCIE3	PCIE2	PCIE1	PCIE0	69
(0x68) (0x67)	Reserved	-	-	-	-	-	-	-	-	
(0x66)	OSCCAL			1	Oscillator Cali	bration Register	1			40
(0x65)	Reserved	-	-	-	-	-	-	-	-	
(0x64)	PRR	PRTWI	PRTIM2	PRTIM0	PRUSART1	PRTIM1	PRSPI	PRUSART0	PRADC	48
(0x63)	Reserved	-	-	-	-	-	-	-	-	
(0x62)	Reserved	-	-	-	-	-	-	-	-	
(0x61)	CLKPR	CLKPCE	-	-	-	CLKPS3	CLKPS2	CLKPS1	CLKPS0	40
(0x60)	WDTCSR	WDIF	WDIE	WDP3	WDCE	WDE	WDP2	WDP1	WDP0	59
0x3F (0x5F)	SREG	I	Т	н	S	V	N	Z	С	10
0x3E (0x5E)	SPH	SP15	SP14	SP13	SP12	SP11	SP10	SP9	SP8	11
0x3D (0x5D)	SPL	SP7	SP6	SP5	SP4	SP3	SP2	SP1	SP0	11
0x3C (0x5C)	Reserved	-	-	-	-	-	-	-	-	
0x3B (0x5B)	RAMPZ	-	-	-	-	-	-	-	RAMPZ0	14
0x3A (0x5A)	Reserved	-	-	-	-	-	-	-	-	
0x39 (0x59)	Reserved	-	-	-	-	-	-	-	-	
0x38 (0x58)	Reserved	-	-	-	-	-	-	-	-	
0x37 (0x57)	SPMCSR	SPMIE	RWWSB	SIGRD	RWWSRE	BLBSET	PGWRT	PGERS	SPMEN	291
0x36 (0x56)	Reserved	-	-	-	-	-	-	-	-	
0x35 (0x55)	MCUCR	JTD	BODS	BODSE	PUD	-	-	IVSEL	IVCE	91/275
0x34 (0x54)	MCUSR	-	-	-	JTRF -	WDRF SM2	BORF	EXTRF	PORF SE	58/275 47
0x33 (0x53)	SMCR Reserved	-	-	-	-	31712	SM1	SM0	3E	4/
0x32 (0x52) 0x31 (0x51)	OCDR	-	-	-	On-Chip D	- ebug Register	-	-	-	265
0x30 (0x50)	ACSR	ACD	ACBG	ACO	ACI	ACIE	ACIC	ACIS1	ACIS0	203
0x2F (0x4F)	Reserved	-	-	-	-	-	-	-	-	207
0x2E (0x4E)	SPDR				SPI 0 Da	ata Register				170
0x2D (0x4D)	SPSR	SPIF0	WCOL0	-	-	-	-	-	SPI2X0	169
0x2C (0x4C)	SPCR	SPIE0	SPE0	DORD0	MSTR0	CPOL0	CPHA0	SPR01	SPR00	168
0x2B (0x4B)	GPIOR2					se I/O Register 2				28
0x2A (0x4A)	GPIOR1					se I/O Register 1				28
0x29 (0x49)	Reserved	-	-	-	-	-	-	-	-	
0x28 (0x48)	OCR0B			Tin	ner/Counter0 Outp	out Compare Reg	ister B			109
0x27 (0x47)	OCR0A				ner/Counter0 Outp					108
0x26 (0x46)	TCNT0				Timer/Cou	unter0 (8 Bit)				108
0x25 (0x45)	TCCR0B	FOC0A	FOC0B	-	-	WGM02	CS02	CS01	CS00	107
0x24 (0x44)	TCCR0A	COM0A1	COM0A0	COM0B1	COM0B0	-	-	WGM01	WGM00	109
0x23 (0x43)	GTCCR	TSM	-	-	-	-	-	PSRASY is Register High By	PSR5SYNC	159
0x22 (0x42)	EEARH	-	23							
0x21 (0x41)	EEARL				EEPROM Addres	ů.	yte			23
0x20 (0x40)	EEDR			I		Data Register				23
0x1F (0x3F)	EECR	-	-	EEPM1	EEPM0	EERIE	EEMPE	EEPE	EERE	23
0x1E (0x3E)	GPIOR0				· · ·	se I/O Register 0		Г		28
0x1D (0x3D)	EIMSK	-	-	-	-	-	INT2	INT1	INT0	68



# ATmega164P/324P/644P

Mnemonics	Operands	Description	Operation	Flags	#Clocks
BRVC	k	Branch if Overflow Flag is Cleared	if (V = 0) then PC $\leftarrow$ PC + k + 1	None	1/2
BRIE	k	Branch if Interrupt Enabled	if (I = 1) then PC $\leftarrow$ PC + k + 1	None	1/2
BRID	k	Branch if Interrupt Disabled	if (I = 0) then PC $\leftarrow$ PC + k + 1	None	1/2
BIT AND BIT-TEST					1
SBI	P,b	Set Bit in I/O Register	$I/O(P,b) \leftarrow 1$	None	2
CBI	P,b	Clear Bit in I/O Register	$I/O(P,b) \leftarrow 0$	None	2
LSL	Rd	Logical Shift Left	$Rd(n+1) \leftarrow Rd(n), Rd(0) \leftarrow 0$	Z,C,N,V	1
LSR	Rd	Logical Shift Right	$Rd(n) \leftarrow Rd(n+1), Rd(7) \leftarrow 0$	Z,C,N,V	1
ROL	Rd	Rotate Left Through Carry	$Rd(0) \leftarrow C, Rd(n+1) \leftarrow Rd(n), C \leftarrow Rd(7)$	Z,C,N,V	1
ROR	Rd	Rotate Right Through Carry	$Rd(7) \leftarrow C, Rd(n) \leftarrow Rd(n+1), C \leftarrow Rd(0)$	Z,C,N,V	1
ASR	Rd	Arithmetic Shift Right	$Rd(n) \leftarrow Rd(n+1), n=06$	Z,C,N,V	1
SWAP	Rd	Swap Nibbles	Rd(30)←Rd(74),Rd(74)←Rd(30)	None	1
BSET	s	Flag Set	SREG(s) $\leftarrow 1$	SREG(s)	1
BCLR	S	Flag Clear	SREG(s) $\leftarrow 0$	SREG(s)	1
BST	Rr, b	Bit Store from Register to T	$T \leftarrow Rr(b)$	T	1
BLD	Rd, b	Bit load from T to Register	$Rd(b) \leftarrow T$	None	1
SEC		Set Carry	C ← 1	c	1
CLC		Clear Carry	C ← 0	C N	1
SEN		Set Negative Flag	N ← 1		1
CLN		Clear Negative Flag	N ← 0	N	1
SEZ CLZ	+	Set Zero Flag Clear Zero Flag	$Z \leftarrow 1$ $Z \leftarrow 0$	Z	1
				Z	
SEI CLI		Global Interrupt Enable		1	1
SES		Global Interrupt Disable Set Signed Test Flag	I ← 0 S ← 1	S	1
CLS SEV		Clear Signed Test Flag	S ← 0	S V	1
CLV		Set Twos Complement Overflow. Clear Twos Complement Overflow	<u>V ← 1</u>	V	1
			V ← 0	Т	
SET CLT		Set T in SREG Clear T in SREG	T ← 1 T ← 0	Т	1
SEH		Set Half Carry Flag in SREG	H ← 1	Н	1
CLH		Clear Half Carry Flag in SREG	H ← 0	H	1
DATA TRANSFER	INCTRUCTIONS	olear hair oarry hag in oned	11 ~ 0		I
MOV	Rd, Rr	Move Between Registers	Rd ← Rr	None	1
MOVW	Rd, Rr	Copy Register Word	$Rd \leftarrow Rr+1:Rr$	None	1
LDI	Rd, K	Load Immediate	Rd ← K	None	1
LD	Rd, X	Load Indirect	$Rd \leftarrow (X)$	None	2
LD	Rd, X+	Load Indirect and Post-Inc.	$Rd \leftarrow (X), X \leftarrow X + 1$	None	2
LD	Rd, - X	Load Indirect and Pre-Dec.	$X \leftarrow X - 1, Rd \leftarrow (X)$	None	2
LD	Rd, Y	Load Indirect	$Rd \leftarrow (Y)$	None	2
LD	Rd, Y+	Load Indirect and Post-Inc.	$Rd \leftarrow (Y), Y \leftarrow Y + 1$	None	2
LD	Rd, - Y	Load Indirect and Pre-Dec.	$Y \leftarrow Y - 1, Rd \leftarrow (Y)$	None	2
LDD	Rd,Y+q	Load Indirect with Displacement		None	2
LD	nu, r+y		$Pd \left( \left( Y + q \right) \right)$	Nono	2
	Pd 7	•	$Rd \leftarrow (Y + q)$	None	2
	Rd, Z	Load Indirect	$Rd \leftarrow (Z)$	None	2
LD	Rd, Z+	Load Indirect Load Indirect and Post-Inc.	$\begin{array}{c} Rd \leftarrow (Z) \\ Rd \leftarrow (Z), Z \leftarrow Z{+}1 \end{array}$	None None	2 2
LD LD	Rd, Z+ Rd, -Z	Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec.	Rd $\leftarrow$ (Z)Rd $\leftarrow$ (Z), Z $\leftarrow$ Z+1Z $\leftarrow$ Z - 1, Rd $\leftarrow$ (Z)	None None None	2 2 2
LD LD LDD	Rd, Z+ Rd, -Z Rd, Z+q	Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement	$\begin{array}{c} {\sf Rd} \leftarrow (Z) \\ {\sf Rd} \leftarrow (Z),  Z \leftarrow Z{+}1 \\ \\ {\sf Z} \leftarrow Z {-}1,  {\sf Rd} \leftarrow (Z) \\ \\ {\sf Rd} \leftarrow (Z {+}q) \end{array}$	None   None   None   None	2 2 2 2 2
LD LD LDD LDS	Rd, Z+ Rd, -Z Rd, Z+q Rd, k	Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Direct from SRAM	$\begin{array}{c} Rd \leftarrow (Z) \\ \\ Rd \leftarrow (Z), Z \leftarrow Z + 1 \\ \\ Z \leftarrow Z - 1, Rd \leftarrow (Z) \\ \\ \\ Rd \leftarrow (Z + q) \\ \\ \\ \\ Rd \leftarrow (k) \end{array}$	None None None None None	2 2 2 2 2 2 2
LD LD LDD LDS ST	Rd, Z+ Rd, -Z Rd, Z+q Rd, k X, Rr	Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Direct from SRAM Store Indirect	$\begin{array}{c} Rd \leftarrow (Z) \\ \\ Rd \leftarrow (Z), Z \leftarrow Z + 1 \\ \\ Z \leftarrow Z - 1, Rd \leftarrow (Z) \\ \\ \\ Rd \leftarrow (Z + q) \\ \\ \\ \\ Rd \leftarrow (k) \\ \\ \\ (X) \leftarrow Rr \end{array}$	None   None   None   None   None   None   None	2 2 2 2 2 2 2 2 2
LD LD LDD ST ST	Rd, Z+ Rd, -Z Rd, Z+q Rd, k X, Rr X+, Rr	Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Direct from SRAM Store Indirect Store Indirect and Post-Inc.	$\begin{array}{c} Rd \leftarrow (Z) \\\\ Rd \leftarrow (Z), Z \leftarrow Z + 1 \\\\ Z \leftarrow Z - 1, Rd \leftarrow (Z) \\\\ Rd \leftarrow (Z + q) \\\\\\ Rd \leftarrow (k) \\\\\\ (X) \leftarrow Rr \\\\ (X) \leftarrow Rr, X \leftarrow X + 1 \end{array}$	None   None   None   None   None   None   None   None   None	2 2 2 2 2 2 2 2 2 2 2 2
LD LD LDD LDS ST ST ST	Rd, Z+ Rd, -Z Rd, Z+q Rd, k X, Rr X+, Rr - X, Rr	Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Direct from SRAM Store Indirect Store Indirect and Post-Inc. Store Indirect and Pre-Dec.	$\begin{array}{c} Rd \leftarrow (Z) \\\\ Rd \leftarrow (Z), Z \leftarrow Z + 1 \\\\ Z \leftarrow Z - 1, Rd \leftarrow (Z) \\\\ Rd \leftarrow (Z + q) \\\\\\ Rd \leftarrow (k) \\\\ (X) \leftarrow Rr \\\\ (X) \leftarrow Rr, X \leftarrow X + 1 \\\\\\ X \leftarrow X - 1, (X) \leftarrow Rr \end{array}$	None	2 2 2 2 2 2 2 2 2 2 2 2 2 2
LD LD LDD ST ST ST ST ST	Rd, Z+       Rd, -Z       Rd, Z+q       Rd, k       X, Rr       X+, Rr       - X, Rr       Y, Rr	Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Direct from SRAM Store Indirect Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect	$\begin{array}{c c} Rd \leftarrow (Z) \\ \hline Rd \leftarrow (Z), Z \leftarrow Z+1 \\ \hline Z \leftarrow Z-1, Rd \leftarrow (Z) \\ \hline Rd \leftarrow (Z+q) \\ \hline Rd \leftarrow (k) \\ \hline (X) \leftarrow Rr \\ \hline (X) \leftarrow Rr, X \leftarrow X+1 \\ \hline X \leftarrow X-1, (X) \leftarrow Rr \\ \hline (Y) \leftarrow Rr \end{array}$	None	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
LD LD LDD ST ST ST ST ST ST	Rd, Z+       Rd, -Z       Rd, Z+q       Rd, k       X, Rr       X+, Rr       - X, Rr       Y, Rr       Y, Rr       Y+, Rr	Load Indirect     Load Indirect and Post-Inc.     Load Indirect and Pre-Dec.     Load Indirect with Displacement     Load Direct from SRAM     Store Indirect     Store Indirect and Post-Inc.     Store Indirect and Pre-Dec.     Store Indirect and Post-Inc.     Store Indirect and Pre-Dec.     Store Indirect and Pre-Dec.     Store Indirect and Pre-Dec.     Store Indirect and Post-Inc.	$\begin{array}{c} Rd \leftarrow (Z) \\\\ Rd \leftarrow (Z), Z \leftarrow Z + 1 \\\\ Z \leftarrow Z - 1, Rd \leftarrow (Z) \\\\ Rd \leftarrow (Z + q) \\\\\\ Rd \leftarrow (k) \\\\\\ (X) \leftarrow Rr \\\\ (X) \leftarrow Rr \\\\ (X) \leftarrow Rr, X \leftarrow X + 1 \\\\ X \leftarrow X - 1, (X) \leftarrow Rr \\\\\\ (Y) \leftarrow Rr \\\\ (Y) \leftarrow Rr, Y \leftarrow Y + 1 \end{array}$	None	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
LD LD LDD ST ST ST ST ST ST ST ST	Rd, Z+       Rd, -Z       Rd, Z+q       Rd, k       X, Rr       X+, Rr       - X, Rr       Y, Rr       Y+, Rr       - Y, Rr       - Y, Rr	Load Indirect     Load Indirect and Post-Inc.     Load Indirect and Pre-Dec.     Load Indirect with Displacement     Load Direct from SRAM     Store Indirect     Store Indirect and Post-Inc.     Store Indirect and Pre-Dec.     Store Indirect and Pre-Dec.     Store Indirect and Pre-Dec.     Store Indirect Store Indirect     Store Indirect and Post-Inc.	$\begin{array}{c} Rd \leftarrow (Z) \\\\ Rd \leftarrow (Z), Z \leftarrow Z + 1 \\\\ Z \leftarrow Z - 1, Rd \leftarrow (Z) \\\\ Rd \leftarrow (Z + q) \\\\ Rd \leftarrow (k) \\\\ (X) \leftarrow Rr \\\\ (X) \leftarrow Rr, X \leftarrow X + 1 \\\\ X \leftarrow X - 1, (X) \leftarrow Rr \\\\ (Y) \leftarrow Rr \\\\ (Y) \leftarrow Rr \\\\ (Y) \leftarrow Rr, Y \leftarrow Y + 1 \\\\ Y \leftarrow Y - 1, (Y) \leftarrow Rr \end{array}$	None	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
LD LDD LDS ST ST ST ST ST ST STD	Rd, Z+       Rd, -Z       Rd, Z+q       Rd, k       X, Rr       X+, Rr       - X, Rr       Y, Rr       Y+, Rr       - Y, Rr       Y+q, Rr       Y+q, Rr	Load Indirect     Load Indirect and Post-Inc.     Load Indirect and Pre-Dec.     Load Indirect with Displacement     Load Direct from SRAM     Store Indirect and Post-Inc.     Store Indirect and Pre-Dec.     Store Indirect and Pre-Dec.     Store Indirect and Pre-Dec.     Store Indirect     Store Indirect and Post-Inc.     Store Indirect with Displacement	$\begin{array}{c} Rd \leftarrow (Z) \\\\ Rd \leftarrow (Z), Z \leftarrow Z + 1 \\\\ Z \leftarrow Z - 1, Rd \leftarrow (Z) \\\\ Rd \leftarrow (Z + q) \\\\ Rd \leftarrow (k) \\\\ (X) \leftarrow Rr \\\\ (X) \leftarrow Rr, X \leftarrow X + 1 \\\\ X \leftarrow X - 1, (X) \leftarrow Rr \\\\ (Y) \leftarrow Rr \\\\ (Y) \leftarrow Rr \\\\ (Y) \leftarrow Rr, Y \leftarrow Y + 1 \\\\ Y \leftarrow Y - 1, (Y) \leftarrow Rr \\\\ (Y + q) \leftarrow Rr \end{array}$	None	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
LD LDD LDS ST ST ST ST ST STD ST	Rd, Z+       Rd, -Z       Rd, Z+q       Rd, k       X, Rr       X+, Rr       - X, Rr       Y, Rr       Y+, Rr       - Y, Rr       Y+q, Rr       Z, Rr	Load Indirect     Load Indirect and Post-Inc.     Load Indirect and Pre-Dec.     Load Indirect with Displacement     Load Direct from SRAM     Store Indirect and Post-Inc.     Store Indirect and Pre-Dec.     Store Indirect and Pre-Dec.     Store Indirect and Pre-Dec.     Store Indirect     Store Indirect and Post-Inc.     Store Indirect and Pre-Dec.     Store Indirect and Pre-Dec.     Store Indirect and Pre-Dec.     Store Indirect with Displacement     Store Indirect with Displacement	$\begin{array}{c c} Rd \leftarrow (Z) \\ \hline Rd \leftarrow (Z), Z \leftarrow Z+1 \\ \hline Z \leftarrow Z-1, Rd \leftarrow (Z) \\ \hline Rd \leftarrow (Z+q) \\ \hline Rd \leftarrow (k) \\ \hline (X) \leftarrow Rr \\ \hline (X) \leftarrow Rr, X \leftarrow X+1 \\ \hline X \leftarrow X-1, (X) \leftarrow Rr \\ \hline (Y) \leftarrow Rr \\ \hline (Z) \hline $	None	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
LD LDD LDS ST ST ST ST ST STD ST ST	Rd, Z+     Rd, -Z     Rd, Z+q     Rd, k     X, Rr     X+, Rr     -X, Rr     Y, Rr     Y+, Rr     -Y, Rr     Y+q, Rr     Z, Rr     Z, Rr     Z+, Rr	Load Indirect     Load Indirect and Post-Inc.     Load Indirect and Pre-Dec.     Load Indirect with Displacement     Load Direct from SRAM     Store Indirect     Store Indirect and Post-Inc.     Store Indirect and Pre-Dec.     Store Indirect and Post-Inc.     Store Indirect and Post-Inc.     Store Indirect and Post-Inc.     Store Indirect and Post-Inc.     Store Indirect and Pre-Dec.     Store Indirect and Post-Inc.	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	None	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
LD LD LDD ST ST ST ST ST STD ST ST ST ST ST ST	Rd, Z+     Rd, -Z     Rd, Z+q     Rd, K     X, Rr     X+, Rr     -X, Rr     Y, Rr     Y+, Rr     -Y, Rr     Y+q, Rr     Z, Rr     Z+, Rr     -Z, Rr	Load Indirect     Load Indirect and Post-Inc.     Load Indirect and Pre-Dec.     Load Indirect with Displacement     Load Direct from SRAM     Store Indirect     Store Indirect and Post-Inc.     Store Indirect and Pre-Dec.     Store Indirect and Post-Inc.     Store Indirect and Post-Inc.     Store Indirect and Post-Inc.     Store Indirect and Post-Inc.     Store Indirect and Pre-Dec.     Store Indirect and Post-Inc.	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	None	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
LD LD LDD ST ST ST ST ST ST ST ST ST ST	Rd, Z+     Rd, -Z     Rd, Z+q     Rd, K     X, Rr     X+, Rr     -X, Rr     Y, Rr     Y+, Rr     - Y, Rr     Y+, Rr     - Y, Rr     Z, Rr     Z, Rr     Z, Rr     Z+, Rr     -Z, Rr     Z+q, Rr	Load Indirect     Load Indirect and Post-Inc.     Load Indirect and Pre-Dec.     Load Indirect with Displacement     Load Direct from SRAM     Store Indirect     Store Indirect and Post-Inc.     Store Indirect and Pre-Dec.     Store Indirect and Post-Inc.     Store Indirect and Post-Inc.     Store Indirect with Displacement     Store Indirect and Pre-Dec.     Store Indirect with Displacement	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	None	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
LD LD LDD LDS ST ST ST ST ST ST ST ST ST S	Rd, Z+     Rd, -Z     Rd, Z+q     Rd, K     X, Rr     X+, Rr     -X, Rr     Y, Rr     Y+, Rr     -Y, Rr     Y+q, Rr     Z, Rr     Z+, Rr     -Z, Rr	Load Indirect     Load Indirect and Post-Inc.     Load Indirect and Pre-Dec.     Load Indirect with Displacement     Load Direct from SRAM     Store Indirect     Store Indirect and Post-Inc.     Store Indirect and Pre-Dec.     Store Indirect and Pre-Dec.     Store Indirect     Store Indirect and Pre-Dec.     Store Indirect and Post-Inc.     Store Indirect and Post-Inc.     Store Indirect and Pre-Dec.     Store Indirect with Displacement     Store Indirect to SRAM	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	None	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
LD LD LDD LDS ST ST ST ST ST ST ST ST ST S	Rd, Z+     Rd, -Z     Rd, Z+q     Rd, K     X, Rr     X+, Rr     -X, Rr     Y+, Rr     -Y, Rr     Y+, Rr     Z, Rr     Z, Rr     Z, Rr     Z+q, Rr     Z+q, Rr     K, Rr	Load Indirect     Load Indirect and Post-Inc.     Load Indirect and Pre-Dec.     Load Indirect with Displacement     Load Direct from SRAM     Store Indirect     Store Indirect and Post-Inc.     Store Indirect and Pre-Dec.     Store Indirect and Post-Inc.     Store Indirect and Post-Inc.     Store Indirect and Pre-Dec.     Store Indirect and Pre-Dec.     Store Indirect and Pre-Dec.     Store Indirect to STAM     Load Program Memory	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	None	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
LD LD LDD LDS ST ST ST ST ST ST ST ST ST S	Rd, Z+     Rd, -Z     Rd, Z+q     Rd, K     X, Rr     X+, Rr     -X, Rr     Y+, Rr     -Y, Rr     Y+q, Rr     Z, Rr     Z+, Rr     -Z, Rr     Z+q, Rr     Rd, Z	Load Indirect     Load Indirect and Post-Inc.     Load Indirect and Pre-Dec.     Load Indirect with Displacement     Load Direct from SRAM     Store Indirect and Post-Inc.     Store Indirect and Post-Inc.     Store Indirect and Pre-Dec.     Store Indirect and Post-Inc.     Store Indirect and Post-Inc.     Store Indirect and Post-Inc.     Store Indirect and Post-Inc.     Store Indirect and Pre-Dec.     Store Indirect and Post-Inc.     Store Indirect and Post-Inc.     Store Indirect and Post-Inc.     Store Indirect and Pre-Dec.     Store Indirect to Store Indirect and Pre-Dec.     Store Indirect to Store Indirect to Store Indirect with Displacement     Store Direct to SRAM     Load Program Memory     Load Program Memory	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	None     None	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
LD LD LDD LDS ST ST ST ST ST ST ST ST ST S	Rd, Z+     Rd, -Z     Rd, Z+q     Rd, K     X, Rr     X+, Rr     -X, Rr     Y+, Rr     -Y, Rr     Y+, Rr     Z, Rr     Z, Rr     Z, Rr     Z+q, Rr     Z+q, Rr     K, Rr	Load Indirect     Load Indirect and Post-Inc.     Load Indirect and Pre-Dec.     Load Indirect with Displacement     Load Direct from SRAM     Store Indirect and Post-Inc.     Store Indirect and Post-Inc.     Store Indirect and Pre-Dec.     Store Indirect and Pre-Dec.     Store Indirect and Post-Inc.     Store Indirect and Post-Inc.     Store Indirect and Post-Inc.     Store Indirect and Pre-Dec.     Store Indirect and Post-Inc.     Store Indirect and Post-Inc.     Store Indirect to Store Direct to SRAM     Load Program Memory     Load Program Memory     Load Program Memory	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	None     None	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
LD LD LDD LDS ST ST ST ST ST ST ST ST ST S	Rd, Z+     Rd, -Z     Rd, Z+q     Rd, K     X, Rr     X+, Rr     -X, Rr     Y+, Rr     -Y, Rr     Y+q, Rr     Z, Rr     Z+, Rr     -Z, Rr     Z+q, Rr     Rd, Z	Load Indirect     Load Indirect and Post-Inc.     Load Indirect and Pre-Dec.     Load Indirect with Displacement     Load Direct from SRAM     Store Indirect and Post-Inc.     Store Indirect and Post-Inc.     Store Indirect and Pre-Dec.     Store Indirect and Post-Inc.     Store Indirect and Post-Inc.     Store Indirect and Post-Inc.     Store Indirect and Post-Inc.     Store Indirect and Pre-Dec.     Store Indirect and Post-Inc.     Store Indirect and Post-Inc.     Store Indirect and Post-Inc.     Store Indirect and Pre-Dec.     Store Indirect to Store Indirect and Pre-Dec.     Store Indirect to Store Indirect to Store Indirect with Displacement     Store Direct to SRAM     Load Program Memory     Load Program Memory	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	None     None	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2



# ATmega164P/324P/644P

	25.5 External Interrupts Characteristics	
	25.6 SPI Timing Characteristics	
	25.7 2-wire Serial Interface Characteristics	
	25.8 ADC Characteristics	
26	Typical Characteristics	
	26.1 ATmega164P Typical Characterization	
	26.2 ATmega324P Typical Characteristics	
	26.3 ATmega644P Typical Characteristic	
27	Register Summary	413
28	Instruction Set Summary	417
29	Ordering Information	420
	29.1 ATmega164P	
	29.2 ATmega324P	
	29.3 ATmega644P	
30	Packaging Information	
	30.1 44A	
	30.2 40P6	424
	30.3 44M1	
31	Errata	
	31.1 ATmega164P	
	31.2 ATmega324P	
	31.3 ATmega644P	
32	Datasheet Revision History	
	32.1 Rev. 8011N- 10/09	427
	32.2 Rev. 8011M- 08/09	
	32.3 Rev. 8011L- 02/09	427
	32.4 Rev. 8011K- 09/08	
	32.5 Rev. 8011J- 09/08	
	32.6 Rev. 8011I- 05/08	
	32.7 Rev. 8011H- 04/08	428
	32.7 Rev. 8011H- 04/08 32.8 Rev. 8011G- 08/07	
	32.8 Rev. 8011G- 08/07	

