



Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?


"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Obsolete
Core Processor	R8C
Core Size	16-Bit
Speed	20MHz
Connectivity	I ² C, LINbus, SIO, SSU, UART/USART
Peripherals	POR, PWM, Voltage Detect, WDT
Number of I/O	59
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	10K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 12x10b; D/A 2x8b
Oscillator Type	Internal
Operating Temperature	-20°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-LFQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f2136ccnfp-v0

5. Block diagram



6. Pinning information

6.1 Pinning

Table 3. Pin description


Symbol	LQFP48	Reset state	Start logic wake-up pin	Type	Description
$\overline{P0}$	2	$\overline{L}$	IO		PIO0_9 — 0
				IO	SSP0_MOSI —
				O	CT16B0_MAT1 — 1
				-	R —
				I	ADC_PIN_TRIG3 —
$\overline{P10}$	2	$\overline{L}$	IO		SWCLK —
				IO	PIO0_10 — 10
				IO	SSP0_SCK —
				O	CT16B0_MAT2 — 1
$\overline{P11}$	3	$\overline{L}$	I		R —
				IO	PIO0_11 — 11
				A	ADC_7 — 7
				O	CT32B0_MAT3 — 2
$\overline{P12}$	3	$\overline{L}$	I		R —
				IO	PIO1_0 — 1
				A	ADC_6 — 6
				I	CT32B1_CAP0 — 2
$\overline{P13}$	2	$\overline{L}$	O		R —
				IO	PIO1_1 — 1
				A	ADC_5 — 5
				O	CT32B1_MAT0 — 2
$\overline{R/P2}$	3	$\overline{L}$	I		R —
				IO	PIO1_2 — 2
				A	ADC_4 — 4
				O	CT32B1_MAT1 — 2
$\overline{P3}$	8	$\overline{L}$	IO		SWDIO —
				IO	PIO1_3 — 3
				A	ADC_3 — 3
				O	CT32B1_MAT2 — 2

Table 3. Pin description

Symbol	LQFP48		Reset state [1]	Start logic wake-up pin	Type	Description
P0	2	E	B 0	IO		PIO2_2 — 4p2
					I	U0_DCD — 4p2
					IO	SSP1_MISO — 4p2
P3		E	B 0	IO		PIO2_3 — 4p3
					I	U0_RI — 4p3
					IO	SSP1_MOSI — 4p3
P19		E	B 0	IO		PIO2_4 — 4p4
					O	CT16B1_MAT1 — 4p1 6161.
					IO	SSP1_SSEL — 4p4
P0	0	E	B 0	IO		PIO2_5 — 4p5
					O	CT32B0_MAT0 — 4p0 6210.
P1	1	E	B 0	IO		PIO2_6 — 4p6
					O	CT32B0_MAT1 — 4p1 6210.
P11	11	E	B 0	IO		PIO2_7 — 4p7
					O	CT32B0_MAT2 — 4p2 6210.
					I	U0_RXD — 4p11
P12	12	E	B 0	IO		PIO2_8 — 4p8
					I	CT32B0_MAT3 — 4p3 6210.
					O	U0_TXD — 4p11
P2	2	E	B 0	IO		PIO2_9 — 4p9
					I	CT32B0_CAP0 — 4p0 6210.
P0	-	E	B 0	IO		PIO2_10 — 4p10.
P6		E	B 0	IO		PIO3_0 — 3p0.
					O	U0_DTR — 4p11
					O	CT16B0_MAT0 — 4p0 6161.
					O	U0_TXD — 4p11
P-		E	B 0	IO		PIO3_2 — 3p2
					I	U0_DCD — 4p2
					O	CT16B0_MAT2 — 4p2 6161.
					IO	SSP1_SCK — 4p3
P3		E	B 0	IO		PIO3_3 — 3p3
					I	U0_RI — 4p3
					I	CT16B0_CAP0 — 4p0 6161.
P18		E	B 0	IO		PIO3_4 — 3p4
					I	CT16B0_CAP1 — 4p1 6161.
					I	U0_RXD — 4p11
P2	2	E	B 0	IO		PIO3_5 — 3p5
					I	CT16B1_CAP1 — 4p1 6161.
					O	U0_TXD — 4p11

Table 3. Pin description

Symbol	LQFP48		Reset state [1]	Start logic wake-up pin	Type	Description
PA	6	1	-	-	-	1.8V
7		1	-	-	-	
3	-	-	-	-		
3	-	-	-	-		
V _D	8 4		-	-	-	3V
V _D	3	-	-	-		
V _S	0	-	-	-		
V _S	5 4		-	-	-	






Fig 3. LPC112x memory map

7.5 Nested Vectored Interrupt Controller (NVIC)

7.5.1 Features

- 32

[illegible][illegible]

- 120000
- 120000
- 1000
- 1000
- 100000
- 100000
- 100000
- 100000
- 100000


2021. 8. 27. 11:00
 2021. 8. 27. 11:00
 2021. 8. 27. 11:00
 2021. 8. 27. 11:00
 2021. 8. 27. 11:00
 2021. 8. 27. 11:00

[illegible]

Room	High (°C)	High (°F)	Kitchen	Other
attic				
bedroom				
living room				
garage				
basement				
porch				
patio				
backyard				
frontyard				
driveway				
garage				
basement				
porch				
patio				
backyard				
frontyard				
driveway				

Project	Start Date	End Date	Status
Project A	2023-01-15	2023-03-31	Completed
Project B	2023-04-01	2023-06-15	In Progress
Project C	2023-07-01	2023-09-30	Planned

- ~~Wird nicht~~
p
- ~~Wird nicht~~
w
- ~~Wird nicht~~
g
- ~~Wird nicht~~
h



7.15.1.1 Internal RC oscillator

Internal RC oscillator
Frequency: 1.2 MHz
Accuracy: ±1.0%
Power consumption: 1.0 μA

7.15.1.2 System oscillator

System oscillator
Frequency: 1.2 MHz
Accuracy: ±1.0%
Power consumption: 1.0 μA

7.15.1.3 Watchdog oscillator

Figure 10.10: A plot of the function $f(x) = \sin(x)$ for $x \in [0, 2\pi]$. The x-axis is labeled x and ranges from 0 to 2π . The y-axis is labeled y and ranges from -1 to 1. The curve starts at (0,0), reaches a maximum at $(\pi/2, 1)$, crosses the x-axis at $(\pi, 0)$, reaches a minimum at $(3\pi/2, -1)$, and ends at $(2\pi, 0)$.

7.15.2 System PLL

[illegible]

7.15.3 Clock output

[illegible]

7.15.4 Wake-up process

H21.3 ~~Spandil~~
 d3p.2 ~~20~~
 t3p.1a
 with
 ch3a

7.15.5 Power control

[illegible]

7.15.5.1 Power profiles


[illegible]

CAUTION



For more information, see the [LPC112x user manual](#).

- 7.16.5 APB interface
- 7.16.6 AHBLite
- 7.16.7 External interrupt inputs
- 7.17 Emulation and debugging







Fig 13. Typical LOW-level output current I_{OL} versus LOW-level output voltage V_{OL}






Fig 14. Typical HIGH-level output voltage V_{OH} versus HIGH-level output source current I_{OH}


11.5 I²C-bus

Table 13. Dynamic characteristic: I²C-bus pins [1]

$$T_{amb} = 40\text{ }^{\circ}\text{C to } +105\text{ }^{\circ}\text{C. [2]}$$

Symbol	Parameter		Conditions	Min	Max	Unit
f_s	f_s		Min 0	100	Hz	
			Min 0	00	Hz	
			Min 0	1	Hz	
t_f	t_f	P, P, P, P	Min 0	-	00	s
			Min $0 + 0.1$	C_b	00	s
			Min -	10	s	
t_w	t_w		Min 47	-		s
			Min 1.3	-		s
			Min 0.5	-		s
t_B	t_B		Min 40	-		s
			Min 0.6	-		s
			Min 0.0	-		s
t_p	t_p	P, P, P	Min 0		-	s
			Min	0	-	s
			Min 0		-	s
t_B	t_B	$P, 101$	Min 0		-	s
			Min	100	-	s
			Min 0		-	s





13. Application information

13.1 ADC usage notes

Abstract

油

曲

6 :

- <http://www.pearsoncmg.com>
- <http://www.pearsoncmg.com>
- <http://www.pearsoncmg.com>
- <http://www.pearsoncmg.com>

13.2 XTAL input

~~XXXXXXXXXX~~.8/

kinetisch $C_i = 100$ ~~五十分~~


END

chair20 N. B. Bel

g ~~XXXXXXXXXX~~C

felix@

~~editors~~

 $i/(C_i + C_g)$. The

1. **Model:** 1000 (1000) **Model:** 1000 (1000)
 2. **Version:** 1.4 (1.4) **Version:** 1.4 (1.4)
 3. **Year:** 2010 (2010) **Year:** 2010 (2010)

[illegible]

13.4 Connecting power, clocks, and debug functions

13.4.1 Connecting power, clocks, and debug functions

13.5 Termination of unused pins




Table 19. Termination of unused pins

Pin	Default state [1]	Recommended termination of unused pins
19 / 20	Input	Not connected
21	Input	Connected to VDD
22	Input	Connected to VDD
23	Input	Connected to VDD
24	Input	Connected to VDD
25	Input	Connected to VDD
26	Input	Connected to VDD
27	Input	Connected to VDD
28	Input	Connected to VDD
29	Input	Connected to VDD
30	Input	Connected to VDD
31	Input	Connected to VDD
32	Input	Connected to VDD
33	Input	Connected to VDD
34	Input	Connected to VDD
35	Input	Connected to VDD
36	Input	Connected to VDD
37	Input	Connected to VDD
38	Input	Connected to VDD
39	Input	Connected to VDD
40	Input	Connected to VDD
41	Input	Connected to VDD
42	Input	Connected to VDD
43	Input	Connected to VDD
44	Input	Connected to VDD
45	Input	Connected to VDD
46	Input	Connected to VDD
47	Input	Connected to VDD
48	Input	Connected to VDD
49	Input	Connected to VDD
50	Input	Connected to VDD
51	Input	Connected to VDD
52	Input	Connected to VDD
53	Input	Connected to VDD
54	Input	Connected to VDD
55	Input	Connected to VDD
56	Input	Connected to VDD
57	Input	Connected to VDD
58	Input	Connected to VDD
59	Input	Connected to VDD
60	Input	Connected to VDD
61	Input	Connected to VDD
62	Input	Connected to VDD
63	Input	Connected to VDD
64	Input	Connected to VDD
65	Input	Connected to VDD
66	Input	Connected to VDD
67	Input	Connected to VDD
68	Input	Connected to VDD
69	Input	Connected to VDD
70	Input	Connected to VDD
71	Input	Connected to VDD
72	Input	Connected to VDD
73	Input	Connected to VDD
74	Input	Connected to VDD
75	Input	Connected to VDD
76	Input	Connected to VDD
77	Input	Connected to VDD
78	Input	Connected to VDD
79	Input	Connected to VDD
80	Input	Connected to VDD
81	Input	Connected to VDD
82	Input	Connected to VDD
83	Input	Connected to VDD
84	Input	Connected to VDD
85	Input	Connected to VDD
86	Input	Connected to VDD
87	Input	Connected to VDD
88	Input	Connected to VDD
89	Input	Connected to VDD
90	Input	Connected to VDD
91	Input	Connected to VDD
92	Input	Connected to VDD
93	Input	Connected to VDD
94	Input	Connected to VDD
95	Input	Connected to VDD
96	Input	Connected to VDD
97	Input	Connected to VDD
98	Input	Connected to VDD
99	Input	Connected to VDD
100	Input	Connected to VDD

[1] I/O pin configuration

13.6 Pin states in different power modes

Table 20. Pin states in different power modes

Pin	Active	Sleep	Deep-sleep/Power-down	Deep power-down
19	Input	Input	Input	Input
20	Input	Input	Input	Input
21	Input	Input	Input	Input
22	Input	Input	Input	Input
23	Input	Input	Input	Input
24	Input	Input	Input	Input
25	Input	Input	Input	Input
26	Input	Input	Input	Input
27	Input	Input	Input	Input
28	Input	Input	Input	Input
29	Input	Input	Input	Input
30	Input	Input	Input	Input
31	Input	Input	Input	Input
32	Input	Input	Input	Input
33	Input	Input	Input	Input
34	Input	Input	Input	Input
35	Input	Input	Input	Input
36	Input	Input	Input	Input
37	Input	Input	Input	Input
38	Input	Input	Input	Input
39	Input	Input	Input	Input
40	Input	Input	Input	Input
41	Input	Input	Input	Input
42	Input	Input	Input	Input
43	Input	Input	Input	Input
44	Input	Input	Input	Input
45	Input	Input	Input	Input
46	Input	Input	Input	Input
47	Input	Input	Input	Input
48	Input	Input	Input	Input
49	Input	Input	Input	Input
50	Input	Input	Input	Input
51	Input	Input	Input	Input
52	Input	Input	Input	Input
53	Input	Input	Input	Input
54	Input	Input	Input	Input
55	Input	Input	Input	Input
56	Input	Input	Input	Input
57	Input	Input	Input	Input
58	Input	Input	Input	Input
59	Input	Input	Input	Input
60	Input	Input	Input	Input
61	Input	Input	Input	Input
62	Input	Input	Input	Input
63	Input	Input	Input	Input
64	Input	Input	Input	Input
65	Input	Input	Input	Input
66	Input	Input	Input	Input
67	Input	Input	Input	Input
68	Input	Input	Input	Input
69	Input	Input	Input	Input
70	Input	Input	Input	Input
71	Input	Input	Input	Input
72	Input	Input	Input	Input
73	Input	Input	Input	Input
74	Input	Input	Input	Input
75	Input	Input	Input	Input
76	Input	Input	Input	Input
77	Input	Input	Input	Input
78	Input	Input	Input	Input
79	Input	Input	Input	Input
80	Input	Input	Input	Input
81	Input	Input	Input	Input
82	Input	Input	Input	Input
83	Input	Input	Input	Input
84	Input	Input	Input	Input
85	Input	Input	Input	Input
86	Input	Input	Input	Input
87	Input	Input	Input	Input
88	Input	Input	Input	Input
89	Input	Input	Input	Input
90	Input	Input	Input	Input
91	Input	Input	Input	Input
92	Input	Input	Input	Input
93	Input	Input	Input	Input
94	Input	Input	Input	Input
95	Input	Input	Input	Input
96	Input	Input	Input	Input
97	Input	Input	Input	Input
98	Input	Input	Input	Input
99	Input	Input	Input	Input
100	Input	Input	Input	Input

[1] I/O pin configuration

13.7 Standard I/O pad configuration

-
-
-
-
-
-




Fig 27. Standard I/O pad configuration

16. Abbreviations

Table 21. Abbreviations

Acronym	Description
D	Device
E	External
F	Flash
G	GPIO
H	Hardware
I	Interrupt
J	Jump
K	Kernel
L	Library
M	Memory
N	Non-volatile
O	Output
P	Peripheral
R	Register
S	Software
T	Timer
U	Unit
V	Voltage

17. References

[1] [LPC112x](#)
[2] [LPC112x](#)
[3] [LPC112x](#) UM10204.
[4] [LPC112x](#) / [LPC112x](#)