E.J. Lattice Semiconductor Corporation - LAXP2-17E-5QN208E Datasheet



Welcome to E-XFL.COM

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

Product Status	Active
Number of LABs/CLBs	2125
Number of Logic Elements/Cells	17000
Total RAM Bits	282624
Number of I/O	146
Number of Gates	-
Voltage - Supply	1.14V ~ 1.26V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 125°C (TJ)
Package / Case	208-BFQFP
Supplier Device Package	208-PQFP (28x28)
Purchase URL	https://www.e-xfl.com/product-detail/lattice-semiconductor/laxp2-17e-5qn208e

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



LA-LatticeXP2 Family Data Sheet Introduction

February 2015

Features

- flexiFLASH[™] Architecture
 - Instant-on
 - Infinitely reconfigurable
 - Single chip
 - FlashBAK[™] technology
 - Serial TAG memory
 - Design security

AEC-Q100 Tested and Qualified

- Live Update Technology
 - TransFR[™] technology
 - · Secure updates with 128 bit AES encryption
 - Dual-boot with external SPI

■ sysDSP[™] Block

- Three to five blocks for high performance Multiply and Accumulate
- 12 to 20 18 x 18 multipliers
- Each block supports one 36 x 36 multiplier or four 18 x 18 or eight 9 x 9 multipliers

Embedded and Distributed Memory

- Up to 276 kbits sysMEM[™] EBR
- Up to 35 kbits Distributed RAM

■ sysCLOCK[™] PLLs

- Up to four analog PLLs per device
- · Clock multiply, divide and phase shifting

Table 1-1. LA-LatticeXP2 Family Selection Guide

Flexible I/O Buffer

- sysIO[™] buffer supports:
 - LVCMOS 33/25/18/15/12; LVTTL
 - SSTL 33/25/18 class I, II
 - HSTL15 class I; HSTL18 class I, II
 - PCI
 - LVDS, Bus-LVDS, MLVDS, LVPECL, RSDS

Data Sheet DS1024

- Pre-engineered Source Synchronous Interfaces
 - DDR / DDR2 interfaces up to 200 MHz
 - 7:1 LVDS interfaces support display applications
 - XGMII
- Density And Package Options
 - 5k to 17k LUT4s, 86 to 358 I/Os
 - csBGA, ftBGA, TQFP and PQFP packages
 - Density migration supported

Flexible Device Configuration

- SPI (master and slave) Boot Flash Interface
- Dual Boot Image supported
 - Soft Error Detect (SED) macro embedded
- System Level Support
 - IEEE 1149.1 and IEEE 1532 Compliant
 - · On-chip oscillator for initialization & general use
 - Devices operate with 1.2 V power supply

Device	LA-XP2-5	LA-XP2-8	LA-XP2-17
LUTs (K)	5	8	17
Distributed RAM (kbits)	10	18	35
EBR SRAM (kbits)	166	221	276
EBR SRAM Blocks	9	12	15
sysDSP Blocks	3	4	5
18 x 18 Multipliers	12	16	20
V _{CC} Voltage	1.2	1.2	1.2
GPLL	2	2	4
Max Available I/O	172	201	201
Packages and I/O Combinations			
132-Ball csBGA (8 x 8 mm)	86	86	
144-Pin TQFP (20 x 20 mm)	100	100	
208-Pin PQFP (28 x 28 mm)	146	146	146
256-Ball ftBGA (17 x17 mm)	172	201	201

^{© 2015} Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



Figure 2-5. Clock Divider Connections



Clock Distribution Network

LA-LatticeXP2 devices have eight quadrant-based primary clocks and between six and eight flexible region-based secondary clocks/control signals. Two high performance edge clocks are available on each edge of the device to support high speed interfaces. The clock inputs are selected from external I/Os, the sysCLOCK PLLs, or routing. Clock inputs are fed throughout the chip via the primary, secondary and edge clock networks.

Primary Clock Sources

LA-LatticeXP2 devices derive primary clocks from four sources: PLL outputs, CLKDIV outputs, dedicated clock inputs and routing. LA-LatticeXP2 devices have two to four sysCLOCK PLLs, located in the four corners of the device. There are eight dedicated clock inputs, two on each side of the device. Figure 2-6 shows the primary clock sources.



Secondary Clock/Control Sources

LA-LatticeXP2 devices derive secondary clocks (SC0 through SC7) from eight dedicated clock input pads and the rest from routing. Figure 2-7 shows the secondary clock sources.

Figure 2-7. Secondary Clock Sources





Edge Clock Sources

Edge clock resources can be driven from a variety of sources at the same edge. Edge clock resources can be driven from adjacent edge clock PIOs, primary clock PIOs, PLLs and clock dividers as shown in Figure 2-8.

Figure 2-8. Edge Clock Sources



Note: This diagram shows sources for the LA-LatticeXP2-17 device. Smaller LA-LatticeXP2 devices have two GPLLs.



Slice Clock Selection

Figure 2-13 shows the clock selections and Figure 2-14 shows the control selections for Slice 0 through Slice 2. All the primary clocks and the four secondary clocks are routed to this clock selection mux. Other signals, via routing, can be used as clock inputs to the slices. Slice controls are generated from the secondary clocks or other signals connected via routing.

If none of the signals are selected for both clock and control, then the default value of the mux output is 1. Slice 3 does not have any registers; therefore it does not have the clock or control muxes.

Figure 2-13. Slice 0 through Slice 2 Clock Selection



Figure 2-14. Slice 0 through Slice 2 Control Selection



Edge Clock Routing

LA-LatticeXP2 devices have eight high-speed edge clocks that are intended for use with the PIOs in the implementation of high-speed interfaces. Each device has two edge clocks per edge. Figure 2-15 shows the selection muxes for these clocks.



EBR memory supports two forms of write behavior for single port or dual port operation:

- 1. **Normal** Data on the output appears only during a read cycle. During a write cycle, the data (at the current address) does not appear on the output. This mode is supported for all data widths.
- 2. Write Through A copy of the input data appears at the output of the same port during a write cycle. This mode is supported for all data widths.

Memory Core Reset

The memory array in the EBR utilizes latches at the A and B output ports. These latches can be reset asynchronously or synchronously. RSTA and RSTB are local signals, which reset the output latches associated with Port A and Port B respectively. GSRN, the global reset signal, resets both ports. The output data latches and associated resets for both ports are as shown in Figure 2-17.





For further information on the sysMEM EBR block, see TN1137, LatticeXP2 Memory Usage Guide.

EBR Asynchronous Reset

EBR asynchronous reset or GSR (if used) can only be applied if all clock enables are low for a clock cycle before the reset is applied and released a clock cycle after the low-to-high transition of the reset signal, as shown in Figure 2-18. The GSR input to the EBR is always asynchronous.

Figure 2-18. EBR Asynchronous Reset (Including GSR) Timing Diagram

Reset	
Clock	
Clock Enable	



mixed within a function element. Similarly, the operand widths cannot be mixed within a block. DSP elements can be concatenated.

The resources in each sysDSP block can be con•gured to support the following four elements:

- MULT (Multiply)
- MAC (Multiply, Accumulate)
- MULTADDSUB (Multiply, Addition/Subtraction)
- MULTADDSUBSUM (Multiply, Addition/Subtraction, Accumulate)

The number of elements available in each block depends on the width selected from the three available options: x9, x18, and x36. A number of these elements are concatenated for highly parallel implementations of DSP functions. Table 2-6 shows the capabilities of the block.

Table 2-6. Maximum Number of Elements in a Block

Width of Multiply	x9	x18	x36
MULT	8	4	1
MAC	2	2	_
MULTADDSUB	4	2	_
MULTADDSUBSUM	2	1	_

Some options are available in four elements. The input register in all the elements can be directly loaded or can be loaded as shift register from previous operand registers. By selecting 'dynamic operation' the following operations are possible:

- In the 'Signed/Unsigned' options the operands can be switched between signed and unsigned on every cycle.
- In the 'Add/Sub' option the Accumulator can be switched between addition and subtraction on every cycle.
- The loading of operands can switch between parallel and serial operations.

MULT sysDSP Element

This multiplier element implements a multiply with no addition or accumulator nodes. The two operands, A and B, are multiplied and the result is available at the output. The user can enable the input/output and pipeline registers. Figure 2-20 shows the MULT sysDSP element.



MAC sysDSP Element

In this case, the two operands, A and B, are multiplied and the result is added with the previous accumulated value. This accumulated value is available at the output. The user can enable the input and pipeline registers but the output register is always enabled. The output register is used to store the accumulated value. The Accumulators in the DSP blocks in LA-LatticeXP2 family can be initialized dynamically. A registered overflow signal is also available. The over• ow conditions are provided later in this document. Figure 2-21 shows the MAC sysDSP element.

Figure 2-21. MAC sysDSP





► INCK²

INDD

IPOS0A

OPOS0A

IPOS1A

QPOS1A

INCK²

INDD

IPOS0B

QPOS0B

IPOS1B

OPOS1B

То Routing

Clock Transfer Registers

D-Type

D-Type¹

П

Note: Simplified version does not show CE and SET/RESET details

Q D

Q

Registers

D-Type

/LATCH

D-Type

Q

D Q

D

To DQS Delay Block²

То Routing

To DQS Delay Block²

The signal DDRCLKPOL controls the polarity of the clock used in the synchronization registers. It ensures adequate timing when data is transferred from the DQS to system clock domain. For further discussion on this topic, see the DDR Memory section of this data sheet.



DDR Registers

D-Type

D-Type

O

O

D1

п

DC

Q

D-Type

D2

Gearbox Configuration Bit

Figure 2-26. Input Register Block

Fixed Delay

Dynamic Delay

1. Shared with output register

2. Selected PIO



DEL [3:0]

From

Routing

Delayed DQS

CLK0 (of PIO B)

DDRCLKPOL CLKB

The output register block provides the ability to register signals from the core of the device before they are passed to the sysIO buffers. The blocks on the PIOs on the left, right and bottom contain registers for SDR operation that are combined with an additional latch for DDR operation. Figure 2-27 shows the diagram of the Output Register Block for PIOs.

In SDR mode, ONEG0 feeds one of the flip-flops that then feeds the output. The flip-flop can be configured as a Dtype or latch. In DDR mode, ONEG0 and OPOS0 are fed into registers on the positive edge of the clock. At the next clock cycle the registered OPOS0 is latched. A multiplexer running off the same clock cycle selects the correct register to feed the output (D0).

By combining output blocks of the complementary PIOs and sharing some registers from input blocks, a gearbox function can be implemented, to take four data streams ONEG0A, ONEG1A, ONEG1B and ONEG1B. Figure 2-27



CLKB

ECLK1 ECLK2 CLK1 (CLKB) DQSXFER Clock Transfer Registers

* Shared with input register

то

DO

то

DO

Programmable Control

Output Logic

Note: Simplified version does not show CE and SET/RESET details

To sysIO Buffer

To sysIO Buffer

shows the diagram using this gearbox function. For more information on this topic, see TN1138, LatticeXP2 High Speed I/O Interface.



Figure 2-27. Output and Tristate Block



Figure 2-28. DQS Input Routing (Left and Right)

	PIO A		PADA "T"
	PIO B	+	PADB "C"
	PIO A		PADA "T"
	PIO B	·	PADB "C"
	PIO A	┝	PADA "T"
	PIO B	·	PADB "C"
	PIO A		PADA "T"
	PIO B	+	PADB "C"
↓ DQS	PIO A	sysIO Buffer Delay ◀	PADA "T"
	PIO B		PADB "C"
	PIO A		PADA "T" LVDS Pair
		•	
—	PIO B	·	PADB "C"
	→ PIO B → PIO A	· · · · · · · · · · · · · · · · · · · ·	PADB "C"
	→ PIO B → PIO A → PIO B		PADB "C" PADA "T" LVDS Pair PADB "C"
	→ PIO B → PIO A → PIO B → PIO A	+ + +	PADB "C" PADA "T" LVDS Pair PADB "C" PADA "T"

Figure 2-29. DQS Input Routing (Top and Bottom)

	PIO A		PADA "T"
	PIO B	·	PADB "C"
	PIO A		PADA "T"
	PIO B	· · · · · · · · · · · · · · · · · · ·	PADB "C"
	PIO A		PADA "T"
	PIO B	·	PADB "C"
	PIO A		PADA "T"
	PIO B	·	PADB "C"
	PIO A	sysIO Buffer	
DQS			PADA "T"
4		Delay	LVDS Pair
+	PIO B		LVDS Pair PADB "C"
<	PIO B PIO A		LVDS Pair PADB "C" PADA "T"
	→ PIO B → PIO A → PIO B		LVDS Pair PADB "C" PADA "T" LVDS Pair PADB "C"
	→ PIO B → PIO A → PIO B → PIO A		LVDS Pair PADB "C" PADA "T" LVDS Pair PADB "C" PADB "T"
	→ PIO B → PIO A → PIO B → PIO A → PIO B		LVDS Pair PADB "C" PADA "T" LVDS Pair PADB "C" PADA "T" LVDS Pair PADB "C"
	→ PIO B → PIO A → PIO A → PIO A → PIO B → PIO A		LVDS Pair PADB "C" PADA "T" LVDS Pair PADB "C" PADA "T" LVDS Pair PADB "C" PADA "T" LVDS Pair PADA "T"
			LVDS Pair PADB "C" IVDS Pair PADB "C" PADA "T" LVDS Pair PADA "T" LVDS Pair PADB "C" PADA "T" LVDS Pair PADB "C"
			LVDS Pair PADB "C" PADA "T" LVDS Pair PADB "C" PADA "T" LVDS Pair PADB "C" PADA "T" LVDS Pair PADB "C" PADA "T" LVDS Pair PADA "T" LVDS Pair



Table 2-12. Supported Input Standards

Input Standard	V _{REF} (Nom.)	V _{CCIO} ¹ (Nom.)		
Single Ended Interfaces				
LVTTL	—	—		
LVCMOS33	_	_		
LVCMOS25	—	—		
LVCMOS18	—	1.8		
LVCMOS15	_	1.5		
LVCMOS12	_	—		
PCI33	—	—		
HSTL18 Class I, II	0.9	_		
HSTL15 Class I	0.75	—		
SSTL33 Class I, II	1.5	—		
SSTL25 Class I, II	1.25	_		
SSTL18 Class I, II	0.9	—		
Differential Interfaces		-		
Differential SSTL18 Class I, II	—	—		
Differential SSTL25 Class I, II	—	—		
Differential SSTL33 Class I, II	—	—		
Differential HSTL15 Class I	—	—		
Differential HSTL18 Class I, II	—	—		
LVDS, MLVDS, LVPECL, BLVDS, RSDS	—	_		

1. When not specified, V_{CCIO} can be set anywhere in the valid operating range (page 3-1).



- 1. Unlocked
- 2. Key Locked Presenting the key through the programming interface allows the device to be unlocked.
- 3. Permanently Locked The device is permanently locked.

To further complement the security of the device a One Time Programmable (OTP) mode is available. Once the device is set in this mode it is not possible to erase or re-program the Flash portion of the device.

Serial TAG Memory

LA-LatticeXP2 devices offer 0.6 to 3.3kbits of Flash memory in the form of Serial TAG memory. The TAG memory is an area of the on-chip Flash that can be used for non-volatile storage including electronic ID codes, version codes, date stamps, asset IDs and calibration settings. A block diagram of the TAG memory is shown in Figure 2-34. The TAG memory is accessed in the same way as external SPI Flash and it can be read or programmed either through JTAG, an external Slave SPI Port, or directly from FPGA logic. To read the TAG memory, a start address is specified and the entire TAG memory contents are read sequentially in a first-in-first-out manner. The TAG memory is always accessible regardless of the device security settings. For more information, see TN1137, LatticeXP2 Memory Usage Guide and TN1141, LatticeXP2 sysCONFIG Usage Guide.

Figure 2-34. Serial TAG Memory Diagram



Live Update Technology

Many applications require field updates of the FPGA. LA-LatticeXP2 devices provide three features that enable this configuration to be done in a secure and failsafe manner while minimizing impact on system operation.

1. Decryption Support

LA-LatticeXP2 devices provide on-chip, non-volatile key storage to support decryption of a 128-bit AES encrypted bitstream, securing designs and deterring design piracy.

2. TransFR (Transparent Field Reconfiguration)

TransFR I/O (TFR) is a unique Lattice technology that allows users to update their logic in the field without interrupting system operation using a single ispVM command. TransFR I/O allows I/O states to be frozen during device configuration. This allows the device to be field updated with a minimum of system disruption and downtime. For more information please see TN1143, LatticeXP2 TransFR I/O.

3. Dual Boot Image Support

Dual boot images are supported for applications requiring reliable remote updates of configuration data for the system FPGA. After the system is running with a basic configuration, a new boot image can be downloaded remotely and stored in a separate location in the configuration storage device. Any time after the update the LA-LatticeXP2 can be re-booted from this new configuration file. If there is a problem such as corrupt data during download or incorrect version number with this new boot image, the LA-LatticeXP2 device can revert back



Supply Current (Standby)^{1, 2, 3, 4}

Over Recommended Operating Conditions

Symbol	Parameter	Device	Typical⁵	Units
		LA-XP2-5	14	mA
I _{CC}	Core Power Supply Current	LA-XP2-8	18	mA
		LA-XP2-17	24	mA
ICCAUX	Auxiliary Power Supply Current ⁶	LA-XP2-5	15	mA
		LA-XP2-8	15	mA
		LA-XP2-17	15	mA
I _{CCPLL}	PLL Power Supply Current (per PLL)		1	mA
I _{CCIO}	Bank Power Supply Current (per bank)		2	mA
I _{CCJ}	V _{CCJ} Power Supply Current		1	mA

1. For further information on supply current, see TN1139, Power Estimation and Management for LatticeXP2 Devices.

2. Assumes all outputs are tristated, all inputs are con-gured as LVCMOS and held at the V_{CCIO} or GND.

3. Frequency 0 MHz.

4. Pattern represents a "blank" con•guration data • le.

5. $T_J = 25$ °C, power supplies at nominal voltage.

6. In fpBGA packages the PLLs are connected to and powered from the auxiliary power supply. For these packages, the actual auxiliary supply current is the sum of I_{CCAUX} and I_{CCPLL}. For csBGA, PQFP and TQFP packages the PLLs are powered independent of the auxiliary power supply.



Table 3-1. LVDS25E DC Conditions

Parameter	Description	Typical	Units
V _{CCIO}	Output Driver Supply (+/-5%)	2.50	V
Z _{OUT}	Driver Impedance	20	Ω
R _S	Driver Series Resistor (+/–1%)	158	Ω
R _P	Driver Parallel Resistor (+/-1%)	140	Ω
R _T	Receiver Termination (+/-1%)	100	Ω
V _{OH}	Output High Voltage (after R _P)	1.43	V
V _{OL}	Output Low Voltage (after R _P)	1.07	V
V _{OD}	Output Differential Voltage (After R _P)	0.35	V
V _{CM}	Output Common Mode Voltage	1.25	V
Z _{BACK}	Back Impedance	100.5	Ω
I _{DC}	DC Output Current	6.03	mA

LVCMOS33D

All I/O banks support emulated differential I/O using the LVCMOS33D I/O type. This option, along with the external resistor network, provides the system designer the flexibility to place differential outputs on an I/O bank with 3.3 V VCCIO. The default drive current for LVCMOS33D output is 12 mA with the option to change the device strength to 4 mA, 8 mA, 16 mA or 20 mA. Follow the LVCMOS33 specifications for the DC characteristics of the LVCMOS33D.



LVPECL

The LA-LatticeXP2 devices support the differential LVPECL standard. This standard is emulated using complementary LVCMOS outputs in conjunction with a parallel resistor across the driver outputs. The LVPECL input standard is supported by the LVDS differential input buffer. The scheme shown in Figure 3-3 is one possible solution for point-to-point signals.

Figure 3-3. Differential LVPECL



Table 3-3. LVPECL DC Conditions¹

Parameter	Description	Typical	Units
V _{CCIO}	Output Driver Supply (+/–5%)	3.30	V
Z _{OUT}	Driver Impedance	10	Ω
R _S	Driver Series Resistor (+/–1%)	93	Ω
R _P	Driver Parallel Resistor (+/-1%)	196	Ω
R _T	Receiver Termination (+/-1%)	100	Ω
V _{OH}	Output High Voltage (After R _P)	2.05	V
V _{OL}	Output Low Voltage (After R _P)	1.25	V
V _{OD}	Output Differential Voltage (After R _P)	0.80	V
V _{CM}	Output Common Mode Voltage	1.65	V
Z _{BACK}	Back Impedance	100.5	Ω
I _{DC}	DC Output Current	12.11	mA

Over Recommended Operating Conditions

1. For input buffer, see LVDS table.



LA-LatticeXP2 Family Timing Adders^{1, 2, 3}

Over Recommended	Operating	Conditions
-------------------------	-----------	------------

Buffer Type	Description	-5	Units	
Input Adjusters				
LVDS25	LVDS	0.05	ns	
BLVDS25	BLVDS	0.05	ns	
MLVDS	LVDS	0.05	ns	
RSDS	RSDS	0.05	ns	
LVPECL33	LVPECL	0.05	ns	
HSTL18_I	HSTL_18 class I	0.07	ns	
HSTL18_II	HSTL_18 class II	0.07	ns	
HSTL18D_I	Differential HSTL 18 class I	0.02	ns	
HSTL18D_II	Differential HSTL 18 class II	0.02	ns	
HSTL15_I	HSTL_15 class I	0.06	ns	
HSTL15D_I	Differential HSTL 15 class I	0.01	ns	
SSTL33_I	SSTL_3 class I	0.12	ns	
SSTL33_II	SSTL_3 class II	0.12	ns	
SSTL33D_I	Differential SSTL_3 class I	0.04	ns	
SSTL33D_II	Differential SSTL_3 class II	0.04	ns	
SSTL25_I	SSTL_2 class I	0.10	ns	
SSTL25_II	SSTL_2 class II	0.10	ns	
SSTL25D_I	Differential SSTL_2 class I	0.03	ns	
SSTL25D_II	Differential SSTL_2 class II	0.03	ns	
SSTL18_I	SSTL_18 class I	0.07	ns	
SSTL18_II	SSTL_18 class II	0.07	ns	
SSTL18D_I	Differential SSTL_18 class I	0.02	ns	
SSTL18D_II	Differential SSTL_18 class II	0.02	ns	
LVTTL33	LVTTL	0.19	ns	
LVCMOS33	LVCMOS 3.3	0.19	ns	
LVCMOS25	LVCMOS 2.5	0.00	ns	
LVCMOS18	LVCMOS 1.8	0.10	ns	
LVCMOS15	LVCMOS 1.5	0.17	ns	
LVCMOS12	LVCMOS 1.2	-0.04	ns	
PCI33	3.3V PCI	0.19	ns	
Output Adjusters				
LVDS25E	LVDS 2.5 E ⁴	0.32	ns	
LVDS25	LVDS 2.5	0.32	ns	
BLVDS25	BLVDS 2.5	0.29	ns	
MLVDS	MLVDS 2.5 ⁴	0.29	ns	
RSDS	RSDS 2.5⁴	0.32	ns	
LVPECL33	LVPECL 3.34	0.19	ns	
HSTL18_I	HSTL_18 class I 8mA drive	0.45	ns	
HSTL18_II	HSTL_18 class II	0.31	ns	
HSTL18D_I	Differential HSTL 18 class I 8mA drive	0.45	ns	
HSTL18D_II	Differential HSTL 18 class II	0.31	ns	



PICs and DDR Data (DQ) Pins Associated with the DDR Strobe (DQS) Pin

PICs Associated with DQS Strobe	PIO Within PIC	DDR Strobe (DQS) and Data (DQ) Pins			
For Left and Right Edges	of the Device				
	А	DQ			
P[Eage] [n-4]	В	DQ			
	А	DQ			
P[Euge] [n-3]	В	DQ			
D[Edga] [n 2]	А	DQ			
r[Euge] [II-2]	В	DQ			
P[Edge] [n-1]	А	DQ			
	В	DQ			
P[Edge] [n]	А	[Edge]DQSn			
	В	DQ			
P[Edge] [n 1]	А	DQ			
	В	DQ			
P[Edge] [n 2]	А	DQ			
	В	DQ			
	А	DQ			
	В	DQ			
For Top and Bottom Edge	es of the Device				
P[Edge] [n-1]	А	DQ			
	В	DQ			
D[Edgo] [n 2]	А	DQ			
	В	DQ			
D[Edgo] [n 2]	А	DQ			
	В	DQ			
P[Edge] [n-1]	А	DQ			
	В	DQ			
P[Edge] [n]	А	[Edge]DQSn			
	В	DQ			
P[Edge] [n+1]	А	DQ			
	В	DQ			
P[Edge] [n+2]	А	DQ			
י נבטשטן נוודבן	В	DQ			
P[Edge] [n+3]	A	DQ			
	В	DQ			
P[Edge] [n+4]	A	DQ			
· [=	В	DQ			

Notes:

1. "n" is a row PIC number.

^{2.} The DDR interface is designed for memories that support one DQS strobe up to 16 bits of data for the left and right edges and up to 18 bits of data for the top and bottom edges. In some packages, all the potential DDR data (DQ) pins may not be available. PIC numbering definitions are provided in the "Signal Names" column of the Signal Descriptions table.



Pin Information Summary (Continued)

		LA-XP2-5			LA-XP2-8				LA-XP2-17		
Pin Type		132 csBGA	144 TQFP	208 PQFP	256 ftBGA	132 csBGA	144 TQFP	208 PQFP	256 ftBGA	208 PQFP	256 ftBGA
	Bank0	1	1	1	1	1	1	1	1	1	1
	Bank1	0	0	1	1	0	0	1	1	1	1
	Bank2	1	1	1	1	1	1	1	1	1	1
DDR Banks Bonding Out	Bank3	0	0	1	1	0	0	1	1	1	1
per I/O Bank ¹	Bank4	0	0	1	1	0	0	1	1	1	1
	Bank5	1	1	1	1	1	1	1	1	1	1
	Bank6	0	0	1	1	0	0	1	1	1	1
	Bank7	1	1	1	1	1	1	1	1	1	1
PCI capable I/Os Bonding Out per Bank	Bank0	18	20	20	26	18	20	20	28	20	28
	Bank1	4	6	18	18	4	6	18	22	18	22
	Bank2	0	0	0	0	0	0	0	0	0	0
	Bank3	0	0	0	0	0	0	0	0	0	0
	Bank4	8	8	18	18	8	8	18	26	18	26
	Bank5	14	18	20	24	14	18	20	24	20	24
	Bank6	0	0	0	0	0	0	0	0	0	0
	Bank7	0	0	0	0	0	0	0	0	0	0

1. Minimum requirement to implement a fully functional 8-bit wide DDR bus. Available DDR interface consists of at least 12 I/Os (1 DQS + 1 DQSB + 8 DQS + 1 DM + Bank VREF1).

Logic Signal Connections

Package pinout information can be found on the LatticeXP2 product pages on the Lattice website at www.latticesemi.com/products/fpga/xp2 and in the Lattice Diamond design software.

Thermal Management

Thermal management is recommended as part of any sound FPGA design methodology. To assess the thermal characteristics of a system, Lattice specifies a maximum allowable junction temperature in all device data sheets. Designers must complete a thermal analysis of their specific design to ensure that the device and package do not exceed the junction temperature limits. Refer to the Thermal Management document to find the device/package-specific thermal values.

For Further Information

- TN1139 Power Estimation and Management for LatticeXP2 Devices
- Power Calculator tool included with Lattice Diamond design software or as a standalone download from www.latticesemi.com/software



Lead-Free Packaging

Part Number	Voltage	Grade	Package	Pins	Temp.	LUTs (k)
LAXP2-5E-5MN132E	1.2V	-5	Lead-Free csBGA	132	AUTO	5
LAXP2-5E-5TN144E	1.2V	-5	Lead-Free TQFP	144	AUTO	5
LAXP2-5E-5QN208E	1.2V	-5	Lead-Free PQFP	208	AUTO	5
LAXP2-5E-5FTN256E	1.2V	-5	Lead-Free ftBGA	256	AUTO	5

Part Number	Voltage	Grade	Package	Pins	Temp.	LUTs (k)
LAXP2-8E-5MN132E	1.2V	-5	Lead-Free csBGA	132	AUTO	8
LAXP2-8E-5TN144E	1.2V	-5	Lead-Free TQFP	144	AUTO	8
LAXP2-8E-5QN208E	1.2V	-5	Lead-Free PQFP	208	AUTO	8
LAXP2-8E-5FTN256E	1.2V	-5	Lead-Free ftBGA	256	AUTO	8

Part Number	Voltage	Grade	Package	Pins	Temp.	LUTs (k)
LAXP2-17E-5QN208E	1.2V	-5	Lead-Free PQFP	208	AUTO	17
LAXP2-17E-5FTN256E	1.2V	-5	Lead-Free ftBGA	256	AUTO	17