E.J.Lattice Semiconductor Corporation - LAXP2-8E-5QN208E Datasheet



Welcome to E-XFL.COM

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

Product Status	Active
Number of LABs/CLBs	1000
Number of Logic Elements/Cells	8000
Total RAM Bits	226304
Number of I/O	146
Number of Gates	-
Voltage - Supply	1.14V ~ 1.26V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 125°C (TJ)
Package / Case	208-BFQFP
Supplier Device Package	208-PQFP (28x28)
Purchase URL	https://www.e-xfl.com/product-detail/lattice-semiconductor/laxp2-8e-5qn208e

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



LA-LatticeXP2 Family Data Sheet Introduction

February 2015

Features

- flexiFLASH[™] Architecture
 - Instant-on
 - Infinitely reconfigurable
 - Single chip
 - FlashBAK[™] technology
 - Serial TAG memory
 - Design security

AEC-Q100 Tested and Qualified

- Live Update Technology
 - TransFR[™] technology
 - · Secure updates with 128 bit AES encryption
 - Dual-boot with external SPI

■ sysDSP[™] Block

- Three to five blocks for high performance Multiply and Accumulate
- 12 to 20 18 x 18 multipliers
- Each block supports one 36 x 36 multiplier or four 18 x 18 or eight 9 x 9 multipliers

Embedded and Distributed Memory

- Up to 276 kbits sysMEM[™] EBR
- Up to 35 kbits Distributed RAM

■ sysCLOCK[™] PLLs

- Up to four analog PLLs per device
- · Clock multiply, divide and phase shifting

Table 1-1. LA-LatticeXP2 Family Selection Guide

Flexible I/O Buffer

- sysIO[™] buffer supports:
 - LVCMOS 33/25/18/15/12; LVTTL
 - SSTL 33/25/18 class I, II
 - HSTL15 class I; HSTL18 class I, II
 - PCI
 - LVDS, Bus-LVDS, MLVDS, LVPECL, RSDS

Data Sheet DS1024

- Pre-engineered Source Synchronous Interfaces
 - DDR / DDR2 interfaces up to 200 MHz
 - 7:1 LVDS interfaces support display applications
 - XGMII
- Density And Package Options
 - 5k to 17k LUT4s, 86 to 358 I/Os
 - csBGA, ftBGA, TQFP and PQFP packages
 - Density migration supported

Flexible Device Configuration

- SPI (master and slave) Boot Flash Interface
- Dual Boot Image supported
 - Soft Error Detect (SED) macro embedded
- System Level Support
 - IEEE 1149.1 and IEEE 1532 Compliant
 - · On-chip oscillator for initialization & general use
 - Devices operate with 1.2 V power supply

Device	LA-XP2-5	LA-XP2-8	LA-XP2-17
LUTs (K)	5	8	17
Distributed RAM (kbits)	10	18	35
EBR SRAM (kbits)	166	221	276
EBR SRAM Blocks	9	12	15
sysDSP Blocks	3	4	5
18 x 18 Multipliers	12	16	20
V _{CC} Voltage	1.2	1.2	1.2
GPLL	2	2	4
Max Available I/O	172	201	201
Packages and I/O Combinations			
132-Ball csBGA (8 x 8 mm)	86	86	
144-Pin TQFP (20 x 20 mm)	100	100	
208-Pin PQFP (28 x 28 mm)	146	146	146
256-Ball ftBGA (17 x17 mm)	172	201	201

^{© 2015} Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



LA-LatticeXP2 Family Data Sheet Architecture

February 2015

Data Sheet DS1024

Architecture Overview

Each LA-LatticeXP2 device contains an array of logic blocks surrounded by Programmable I/O Cells (PIC). Interspersed between the rows of logic blocks are rows of sysMEM[™] Embedded Block RAM (EBR) and a row of sys-DSP[™] Digital Signal Processing blocks as shown in Figure 2-1.

On the left and right sides of the Programmable Functional Unit (PFU) array, there are Non-volatile Memory Blocks. In configuration mode the nonvolatile memory is programmed via the IEEE 1149.1 TAP port or the sysCONFIG[™] peripheral port. On power up, the configuration data is transferred from the Non-volatile Memory Blocks to the configuration SRAM. With this technology, expensive external configuration memory is not required, and designs are secured from unauthorized read-back. This transfer of data from non-volatile memory to configuration SRAM via wide busses happens in microseconds, providing an "instant-on" capability that allows easy interfacing in many applications. LA-LatticeXP2 devices can also transfer data from the sysMEM EBR blocks to the Non-volatile Memory Blocks at user request.

There are two kinds of logic blocks, the PFU and the PFU without RAM (PFF). The PFU contains the building blocks for logic, arithmetic, RAM and ROM functions. The PFF block contains building blocks for logic, arithmetic and ROM functions. Both PFU and PFF blocks are optimized for flexibility allowing complex designs to be implemented quickly and efficiently. Logic Blocks are arranged in a two-dimensional array. Only one type of block is used per row.

LA-LatticeXP2 devices contain one or more rows of sysMEM EBR blocks. sysMEM EBRs are large dedicated 18 kbit memory blocks. Each sysMEM block can be configured in a variety of depths and widths of RAM or ROM. In addition, LA-LatticeXP2 devices contain up to two rows of DSP Blocks. Each DSP block has multipliers and adder/accumulators, which are the building blocks for complex signal processing capabilities.

Each PIC block encompasses two PIOs (PIO pairs) with their respective sysIO buffers. The sysIO buffers of the LA-LatticeXP2 devices are arranged into eight banks, allowing the implementation of a wide variety of I/O standards. PIO pairs on the left and right edges of the device can be configured as LVDS transmit/receive pairs. The PIC logic also includes pre-engineered support to aid in the implementation of high speed source synchronous standards such as 7:1 LVDS interfaces, found in many display applications, and memory interfaces including DDR and DDR2.

Other blocks provided include PLLs and configuration functions. The LA-LatticeXP2 architecture provides up to four General Purpose PLLs (GPLL) per device. The GPLL blocks are located in the corners of the device.

The configuration block that supports features such as configuration bit-stream de-encryption, transparent updates and dual boot support is located between banks two and three. Every device in the LA-LatticeXP2 family supports a sysCONFIG port, muxed with bank seven I/Os, which supports serial device configuration. A JTAG port is provided between banks two and three.

This family also provides an on-chip oscillator. LA-LatticeXP2 devices use 1.2 V as their core voltage.







PFU Blocks

The core of the LA-LatticeXP2 device is made up of logic blocks in two forms, PFUs and PFFs. PFUs can be programmed to perform logic, arithmetic, distributed RAM and distributed ROM functions. PFF blocks can be programmed to perform logic, arithmetic and ROM functions. Except where necessary, the remainder of this data sheet will use the term PFU to refer to both PFU and PFF blocks.

Each PFU block consists of four interconnected slices, numbered Slice 0 through Slice 3, as shown in Figure 2-2. All the interconnections to and from PFU blocks are from routing. There are 50 inputs and 23 outputs associated with each PFU block.



Modes of Operation

Each slice has up to four potential modes of operation: Logic, Ripple, RAM and ROM.

Logic Mode

In this mode, the LUTs in each slice are configured as LUT4s. A LUT4 has 16 possible input combinations. Fourinput logic functions are generated by programming the LUT4. Since there are two LUT4s per slice, a LUT5 can be constructed within one slice. Larger LUTs such as LUT6, LUT7 and LUT8, can be constructed by concatenating two or more slices. Note that a LUT8 requires more than four slices.

Ripple Mode

Ripple mode allows efficient implementation of small arithmetic functions. In ripple mode, the following functions can be implemented by each slice:

- Addition 2-bit
- Subtraction 2-bit
- Add/Subtract 2-bit using dynamic control
- Up counter 2-bit
- Down counter 2-bit
- Up/Down counter with async clear
- Up/Down counter with preload (sync)
- Ripple mode multiplier building block
- Multiplier support
- Comparator functions of A and B inputs
 - A greater-than-or-equal-to B
 - A not-equal-to B
 - A less-than-or-equal-to B

Two carry signals, FCI and FCO, are generated per slice in this mode, allowing fast arithmetic functions to be constructed by concatenating slices.

RAM Mode

In this mode, a 16x4-bit distributed Single Port RAM (SPR) can be constructed using each LUT block in Slice 0 and Slice 2 as a 16x1-bit memory. Slice 1 is used to provide memory address and control signals. A 16x2-bit Pseudo Dual Port RAM (PDPR) memory is created by using one slice as the read-write port and the other companion slice as the read-only port.

The Lattice design tools support the creation of a variety of different size memories. Where appropriate, the software will construct these using distributed memory primitives that represent the capabilities of the PFU. Table 2-3 shows the number of slices required to implement different distributed RAM primitives. For more information on using RAM in LA-LatticeXP2 devices, see TN1137, LatticeXP2 Memory Usage Guide.

Table 2-3. Number of Slices Required For Implementing Distributed RAM

	SPR 16x4	PDPR 16x4			
Number of slices	3	3			

Note: SPR = Single Port RAM, PDPR = Pseudo Dual Port RAM

ROM Mode

ROM mode uses the LUT logic; hence, Slices 0 through 3 can be used in the ROM mode. Preloading is accomplished through the programming interface during PFU configuration.



Figure 2-4. General Purpose PLL (GPLL) Diagram



Table 2-4 provides a description of the signals in the GPLL blocks.

Signal	I/O	Description
CLKI	I	Clock input from external pin or routing
CLKFB	I	PLL feedback input from CLKOP (PLL internal), from clock net (CLKOP) or from a user clock (PIN or logic)
RST	I	"1" to reset PLL counters, VCO, charge pumps and M-dividers
RSTK	I	"1" to reset K-divider
DPHASE [3:0]	I	DPA Phase Adjust input
DDDUTY [3:0]	I	DPA Duty Cycle Select input
WRDEL	I	DPA Fine Delay Adjust input
CLKOS	0	PLL output clock to clock tree (phase shifted/duty cycle changed)
CLKOP	0	PLL output clock to clock tree (no phase shift)
CLKOK	0	PLL output to clock tree through secondary clock divider
CLKOK2	0	PLL output to clock tree (CLKOP divided by 3)
LOCK	0	"1" indicates PLL LOCK to CLKI

Clock Dividers

LA-LatticeXP2 devices have two clock dividers, one on the left side and one on the right side of the device. These are intended to generate a slower-speed system clock from a high-speed edge clock. The block operates in a ÷2, ÷4 or ÷8 mode and maintains a known phase relationship between the divided down clock and the high-speed clock based on the release of its reset signal. The clock dividers can be fed from the CLKOP output from the GPLLs or from the Edge Clocks (ECLK). The clock divider outputs serve as primary clock sources and feed into the clock distribution network. The Reset (RST) control signal resets the input and forces all outputs to low. The RELEASE signal releases outputs to the input clock. For further information on clock dividers, see TN1126, LatticeXP2 sysCLOCK PLL Design and Usage Guide. Figure 2-5 shows the clock divider connections.



Figure 2-6. Primary Clock Sources for LatticeXP2-17



Note: This diagram shows sources for the LA-LatticeXP2-17 device. Smaller LA-LatticeXP2 devices have two GPLLs.



Slice Clock Selection

Figure 2-13 shows the clock selections and Figure 2-14 shows the control selections for Slice 0 through Slice 2. All the primary clocks and the four secondary clocks are routed to this clock selection mux. Other signals, via routing, can be used as clock inputs to the slices. Slice controls are generated from the secondary clocks or other signals connected via routing.

If none of the signals are selected for both clock and control, then the default value of the mux output is 1. Slice 3 does not have any registers; therefore it does not have the clock or control muxes.

Figure 2-13. Slice 0 through Slice 2 Clock Selection



Figure 2-14. Slice 0 through Slice 2 Control Selection



Edge Clock Routing

LA-LatticeXP2 devices have eight high-speed edge clocks that are intended for use with the PIOs in the implementation of high-speed interfaces. Each device has two edge clocks per edge. Figure 2-15 shows the selection muxes for these clocks.



If all clock enables remain enabled, the EBR asynchronous reset or GSR may only be applied and released after the EBR read and write clock inputs are in a steady state condition for a minimum of 1/f_{MAX} (EBR clock). The reset release must adhere to the EBR synchronous reset setup time before the next active read or write clock edge.

If an EBR is pre-loaded during configuration, the GSR input must be disabled or the release of the GSR during device Wake Up must occur before the release of the device I/Os becoming active.

These instructions apply to all EBR RAM and ROM implementations.

Note that there are no reset restrictions if the EBR synchronous reset is used and the EBR GSR input is disabled.

sysDSP™ Block

The LA-LatticeXP2 family provides a sysDSP block making it ideally suited for low cost, high performance Digital Signal Processing (DSP) applications. Typical functions used in these applications include Bit Correlators, Fast Fourier Transform (FFT) functions, Finite Impulse Response (FIR) Filter, Reed-Solomon Encoder/Decoder, Turbo Encoder/Decoder and Convolutional Encoder/Decoder. These complex signal processing functions use similar building blocks such as multiply-adders and multiply-accumulators.

sysDSP Block Approach Compare to General DSP

Conventional general-purpose DSP chips typically contain one to four (Multiply and Accumulate) MAC units with • xed data-width multipliers; this leads to limited parallelism and limited throughput. Their throughput is increased by higher clock speeds. The LA-LatticeXP2 family, on the other hand, has many DSP blocks that support different data-widths. This allows the designer to use highly parallel implementations of DSP functions. The designer can optimize the DSP performance vs. area by choosing appropriate levels of parallelism. Figure 2-19 compares the fully serial and the mixed parallel and serial implementations.



Figure 2-19. Comparison of General DSP and LA-LatticeXP2 Approaches

sysDSP Block Capabilities

The sysDSP block in the LA-LatticeXP2 family supports four functional elements in three 9, 18 and 36 data path widths. The user selects a function element for a DSP block and then selects the width and type (signed/unsigned) of its operands. The operands in the LA-LatticeXP2 family sysDSP Blocks can be either signed or unsigned but not



Figure 2-20. MULT sysDSP Element





Tristate Register Block

The tristate register block provides the ability to register tri-state control signals from the core of the device before they are passed to the sysIO buffers. The block contains a register for SDR operation and an additional latch for DDR operation. Figure 2-27 shows the Tristate Register Block with the Output Block

In SDR mode, ONEG1 feeds one of the flip-flops that then feeds the output. The flip-flop can be configured as Dtype or latch. In DDR mode, ONEG1 and OPOS1 are fed into registers on the positive edge of the clock. Then in the next clock the registered OPOS1 is latched. A multiplexer running off the same clock cycle selects the correct register for feeding to the output (D0).

Control Logic Block

The control logic block allows the selection and modification of control signals for use in the PIO block. A clock signal is selected from general purpose routing, ECLK1, ECLK2 or a DQS signal (from the programmable DQS pin) and is provided to the input register block. The clock can optionally be inverted.

DDR Memory Support

PICs have additional circuitry to allow implementation of high speed source synchronous and DDR memory interfaces.

PICs have registered elements that support DDR memory interfaces. Interfaces on the left and right edges are designed for DDR memories that support 16 bits of data, whereas interfaces on the top and bottom are designed for memories that support 18 bits of data. One of every 16 PIOs on the left and right and one of every 18 PIOs on the top and bottom contain delay elements to facilitate the generation of DQS signals. The DQS signals feed the DQS buses which span the set of 16 or 18 PIOs. Figure 2-28 and Figure 2-29 show the DQS pin assignments in each set of PIOs.

The exact DQS pins are shown in a dual function in the Logic Signal Connections table in this data sheet. Additional detail is provided in the Signal Descriptions table. The DQS signal from the bus is used to strobe the DDR data from the memory into input register blocks. For additional information on using DDR memory support, see TN1138, LatticeXP2 High Speed I/O Interface.



DQSXFER

LA-LatticeXP2 devices provide a DQSXFER signal to the output buffer to assist it in data transfer to DDR memories that require DQS strobe be shifted 90°. This shifted DQS strobe is generated by the DQSDEL block. The DQSXFER signal runs the span of the data bus.

sysIO Buffer

Each I/O is associated with a •exible buffer referred to as a sysIO buffer. These buffers are arranged around the periphery of the device in groups referred to as banks. The sysIO buffers allow users to implement the wide variety of standards that are found in today's systems including LVCMOS, SSTL, HSTL, LVDS and LVPECL.

sysIO Buffer Banks

LA-LatticeXP2 devices have eight sysIO buffer banks for user I/Os arranged two per side. Each bank is capable of supporting multiple I/O standards. Each sysIO bank has its own I/O supply voltage (V_{CCIO}). In addition, each bank has voltage references, V_{REF1} and V_{REF2} , that allow it to be completely independent from the others. Figure 2-32 shows the eight banks and their associated supplies.

In LA-LatticeXP2 devices, single-ended output buffers and ratioed input buffers (LVTTL, LVCMOS and PCI) are powered using V_{CCIO} . LVTTL, LVCMOS33, LVCMOS25 and LVCMOS12 can also be set as fixed threshold inputs independent of V_{CCIO} .

Each bank can support up to two separate V_{REF} voltages, V_{REF1} and V_{REF2} , that set the threshold for the referenced input buffers. Some dedicated I/O pins in a bank can be configured to be a reference voltage supply pin. Each I/O is individually configurable based on the bank's supply and reference voltages.

тор

Figure 2-32. LA-LatticeXP2 Banks



воттом



Table 2-12. Supported Input Standards

Input Standard	V _{REF} (Nom.)	V _{CCIO} ¹ (Nom.)				
Single Ended Interfaces						
LVTTL	—	—				
LVCMOS33	_	_				
LVCMOS25	—	—				
LVCMOS18	—	1.8				
LVCMOS15	_	1.5				
LVCMOS12	_	—				
PCI33	—	—				
HSTL18 Class I, II	0.9	_				
HSTL15 Class I	0.75	—				
SSTL33 Class I, II	1.5	—				
SSTL25 Class I, II	1.25	_				
SSTL18 Class I, II	0.9	—				
Differential Interfaces						
Differential SSTL18 Class I, II	—	—				
Differential SSTL25 Class I, II	—	—				
Differential SSTL33 Class I, II	—	—				
Differential HSTL15 Class I	—	—				
Differential HSTL18 Class I, II	—	—				
LVDS, MLVDS, LVPECL, BLVDS, RSDS	—	_				

1. When not specified, V_{CCIO} can be set anywhere in the valid operating range (page 3-1).



Table 2-13. Supported Output Standards

Output Standard	Drive	V _{CCIO} (Nom.)				
Single-ended Interfaces						
LVTTL	4 mA, 8 mA, 12 mA, 16 mA, 20 mA	3.3				
LVCMOS33	4 mA, 8 mA, 12 mA 16 mA, 20 mA	3.3				
LVCMOS25	4 mA, 8 mA, 12 mA, 16 mA, 20 mA	2.5				
LVCMOS18	4 mA, 8 mA, 12 mA, 16 mA	1.8				
LVCMOS15	4 mA, 8 mA	1.5				
LVCMOS12	2 mA, 6 mA	1.2				
LVCMOS33, Open Drain	4 mA, 8 mA, 12 mA 16 mA, 20 mA	_				
LVCMOS25, Open Drain	4 mA, 8 mA, 12 mA 16 mA, 20 mA	_				
LVCMOS18, Open Drain	4 mA, 8 mA, 12 mA 16 mA					
LVCMOS15, Open Drain	4mA, 8mA	_				
LVCMOS12, Open Drain	2mA, 6mA	_				
PCI33	N/A	3.3				
HSTL18 Class I, II	N/A	1.8				
HSTL15 Class I	N/A	1.5				
SSTL33 Class I, II	N/A	3.3				
SSTL25 Class I, II	N/A	2.5				
SSTL18 Class I, II	N/A	1.8				
Differential Interfaces						
Differential SSTL33, Class I, II	N/A	3.3				
Differential SSTL25, Class I, II	N/A	2.5				
Differential SSTL18, Class I, II	N/A	1.8				
Differential HSTL18, Class I, II	N/A	1.8				
Differential HSTL15, Class I	N/A	1.5				
LVDS ^{1, 2}	N/A	2.5				
MLVDS ¹	N/A	2.5				
BLVDS ¹	N/A	2.5				
LVPECL ¹	N/A	3.3				
RSDS ¹	N/A	2.5				
LVCMOS33D ¹	4 mA, 8 mA, 12 mA, 16 mA, 20 mA	3.3				

1. Emulated with external resistors. For more detail, see TN1138, LatticeXP2 High Speed I/O Interface.

2. On the left and right edges, LVDS outputs are supported with a dedicated differential output driver on 50% of the I/Os. This solution does not require external resistors at the driver.

Hot Socketing

LA-LatticeXP2 devices have been carefully designed to ensure predictable behavior during power-up and powerdown. Power supplies can be sequenced in any order. During power-up and power-down sequences, the I/Os remain in tri-state until the power supply voltage is high enough to ensure reliable operation. In addition, leakage into I/O pins is controlled to within specified limits. This allows for easy integration with the rest of the system. These capabilities make the LA-LatticeXP2 ideal for many multiple power supply and hot-swap applications.

IEEE 1149.1-Compliant Boundary Scan Testability

All LA-LatticeXP2 devices have boundary scan cells that are accessed through an IEEE 1149.1 compliant Test Access Port (TAP). This allows functional testing of the circuit board, on which the device is mounted, through a serial scan path that can access all critical logic nodes. Internal registers are linked internally, allowing test data to



LA-LatticeXP2 Family Data Sheet DC and Switching Characteristics

February 2015

Data Sheet DS1024

Absolute Maximum Ratings^{1, 2, 3}

Supply Voltage V _{CC} –0.5 V to 1.32 V
Supply Voltage V _{CCAUX}
Supply Voltage V_{CCJ}
Supply Voltage V_{CCPLL}^{4}
Output Supply Voltage V_{CCIO} –0.5 V to 3.75 V
Input or I/O Tristate Voltage Applied $^5.$ –0.5 V to 3.75 V
Storage Temperature (Ambient) $\dots -65$ °C to 150 °C
Junction Temperature Under Bias (Tj)+125 °C

1. Stress above those listed under the "Absolute Maximum Ratings" may cause permanent damage to the device. Functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

2. Compliance with the Lattice Thermal Management document is required.

3. All voltages referenced to GND.

- 4. V_{CCPLL} only available on csBGA, PQFP and TQFP packages.
- 5. Overshoot and undershoot of -2 V to (V_{IHMAX} + 2) volts is permitted for a duration of <20 ns.

Recommended Operating Conditions

Symbol	Parameter	Min.	Max.	Units
V _{CC}	Core Supply Voltage	1.14	1.26	V
V _{CCAUX} ⁴	Auxiliary Supply Voltage	3.135	3.465	V
V _{CCPLL} ¹	PLL Supply Voltage	3.135	3.465	V
V _{CCIO} ^{2, 3, 4}	I/O Driver Supply Voltage	1.14	3.465	V
V _{CCJ} ²	Supply Voltage for IEEE 1149.1 Test Access Port	1.14	3.465	V
t _{JAUTO}	Junction Temperature, Automotive Operation	-40	125	°C
t _{JFLASHAUTO}	Junction Temperature, Flash Programming, Automotive	-40	125	°C

1. V_{CCPLL} only available on csBGA, PQFP and TQFP packages.

If V_{CCIO} or V_{CCJ} is set to 1.2 V, they must be connected to the same power supply as V_{CC.} If V_{CCIO} or V_{CCJ} is set to 3.3 V, they must be connected to the same power supply as V_{CCAUX}.

3. See recommended voltages by I/O standard in subsequent table.

4. To ensure proper I/O behavior, V_{CCIO} must be turned off at the same time or earlier than V_{CCAUX} .

On-Chip Flash Memory Specifications

Symbol	Parameter	Max.	Units	
N _{PROGCYC}	Flash Programming Cycles per t _{RETENTION}	10,000	Cualaa	
	Flash Functional Programming Cycles	100,000	Cycles	
t _{RETENTION}	Data Retention	20	Years	

^{© 2015} Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



Hot Socketing Specifications^{1, 2, 3, 4}

Symbol	Parameter	Condition	Min.	Тур.	Max.	Units
I _{DK}	Input or I/O Leakage Current	$0 \le V_{IN} \le V_{IH}$ (MAX.)	_	_	+/-1	mA

1. Insensitive to sequence of V_{CC} , V_{CCAUX} and V_{CCIO} . However, assumes monotonic rise/fall rates for V_{CC} , V_{CCAUX} and V_{CCIO} .

2. $0 \le V_{CC} \le V_{CC}$ (MAX), $0 \le V_{CCIO} \le V_{CCIO}$ (MAX) or $0 \le V_{CCAUX} \le V_{CCAUX}$ (MAX).

3. I_{DK} is additive to I_{PU} , I_{PW} or I_{BH} .

4. LVCMOS and LVTTL only.

ESD Performance

Please refer to the LatticeXP2 Product Family Qualification Summary for complete qualification data, including ESD performance.

DC Electrical Characteristics

Symbol	Parameter	Condition	Min.	Тур.	Max.	Units
I I 1	Input or I/O Low Leakage	$0 \le V_{IN} \le V_{CCIO}$	—	_	10	μΑ
ηΓ, ηΗ		$V_{CCIO} \le V_{IN} \le V_{IH}$ (MAX)	—		150	μΑ
I _{PU}	I/O Active Pull-up Current	$0 \le V_{IN} \le 0.7 \ V_{CCIO}$	-30	—	-150	μΑ
I _{PD}	I/O Active Pull-down Current	V_{IL} (MAX) $\leq V_{IN} \leq V_{CCIO}$	30		210	μΑ
I _{BHLS}	Bus Hold Low Sustaining Current	$V_{IN} = V_{IL}$ (MAX)	30	—	—	μΑ
I _{BHHS}	Bus Hold High Sustaining Current	$V_{IN} = 0.7 V_{CCIO}$	-30	—	—	μΑ
I _{BHLO}	Bus Hold Low Overdrive Current	$0 \leq V_{IN} \leq V_{CCIO}$	—		210	μΑ
I _{BHHO}	Bus Hold High Overdrive Current	$0 \le V_{IN} \le V_{CCIO}$	—	—	-150	μΑ
V _{BHT}	Bus Hold Trip Points		V_{IL} (MAX)	_	V _{IH} (MIN)	V
C1	I/O Capacitance ²		_	8	—	pf
C2	Dedicated Input Capacitance		—	6	—	pf

Over Recommended Operating Conditions

1. Input or I/O leakage current is measured with the pin con•gured as an input or as an I/O with the output driver tri-stated. It is not measured with the output driver active. Bus maintenance circuits are disabled.

2. T_A 25 °C, f = 1.0 MHz.



Supply Current (Standby)^{1, 2, 3, 4}

Over Recommended Operating Conditions

Symbol	Parameter	Device	Typical⁵	Units
		LA-XP2-5	14	mA
I _{CC}	Core Power Supply Current	LA-XP2-8	18	mA
		LA-XP2-17	24	mA
ICCAUX	Auxiliary Power Supply Current ⁶	LA-XP2-5	15	mA
		LA-XP2-8	15	mA
		LA-XP2-17	15	mA
I _{CCPLL}	PLL Power Supply Current (per PLL)		1	mA
I _{CCIO}	Bank Power Supply Current (per bank)		2	mA
I _{CCJ}	V _{CCJ} Power Supply Current		1	mA

1. For further information on supply current, see TN1139, Power Estimation and Management for LatticeXP2 Devices.

2. Assumes all outputs are tristated, all inputs are con-gured as LVCMOS and held at the V_{CCIO} or GND.

3. Frequency 0 MHz.

4. Pattern represents a "blank" con•guration data • le.

5. $T_J = 25$ °C, power supplies at nominal voltage.

6. In fpBGA packages the PLLs are connected to and powered from the auxiliary power supply. For these packages, the actual auxiliary supply current is the sum of I_{CCAUX} and I_{CCPLL}. For csBGA, PQFP and TQFP packages the PLLs are powered independent of the auxiliary power supply.



LA-LatticeXP2 Internal Switching Characteristics¹ (Continued)

Over Recommended	Operating	Conditions
-------------------------	-----------	------------

		-5		
Parameter	Description	Min.	Max.	Units
t _{HWREN_EBR}	Hold Write/Read Enable to EBR Memory (Write/Read Clk)		—	ns
t _{SUCE_EBR}	t _{SUCE_EBR} Clock Enable Setup Time to EBR Output Register (Read Clk)		—	ns
t _{HCE_EBR}	Clock Enable Hold Time to EBR Output Register (Read Clk)	-0.131	—	ns
t _{RSTO_EBR}	Reset To Output Delay Time from EBR Output Register (Asynchronous)	—	1.544	ns
t _{SUBE_EBR}	Byte Enable Set-Up Time to EBR Output Register	-0.159	—	ns
t _{HBE_EBR}	Byte Enable Hold Time to EBR Output Register Dynamic Delay on Each PIO	0.209	—	ns
t _{RSTREC_EBR}	Asynchronous reset recovery time for EBR	0.351	—	ns
t _{RST_EBR}	Asynchronous reset time for EBR	—	1.544	ns
PLL Paramete	ers			
t _{RSTKREC_PLL}	After RSTK De-assert, Recovery Time Before Next Clock Edge Can Toggle K-divider Counter	1.012	_	ns
t _{RSTREC_PLL}	After RST De-assert, Recovery Time Before Next Clock Edge Can Toggle M-divider Counter (Applies to M-Divider Portion of RST Only ²)	1.012	—	ns
DSP Block Timing				
t _{SUI_DSP}	Input Register Setup Time	0.168	—	ns
t _{HI_DSP}	Input Register Hold Time	-0.031	—	ns
t _{SUP_DSP}	Pipeline Register Setup Time	3.101	—	ns
t _{HP_DSP}	Pipeline Register Hold Time	-1.006	—	ns
t _{SUO_DSP}	SUO_DSP Output Register Setup Time		—	ns
t _{HO_DSP}	HO_DSP Output Register Hold Time		—	ns
t _{COI_DSP} ³	COI_DSP ³ Input Register Clock to Output Time		5.447	ns
t _{COP_DSP} ³	COP_DSP ³ Pipeline Register Clock to Output Time		2.420	ns
t _{COO_DSP} ³	OO_DSP ³ Output Register Clock to Output Time		0.639	ns
t _{SUADSUB}	AdSub Input Register Setup Time	-0.331	—	ns
t _{HADSUB}	AdSub Input Register Hold Time	0.375	—	ns

1. Internal parameters are characterized, but not tested on every device.

2. RST resets VCO and all counters in PLL.

3. These parameters include the Adder Subtractor block in the path.

Timing v. A 0.12



LA-LatticeXP2 sysCONFIG Port Timing Specifications

Parameter	Description	Min	Max	Units	
sysCONFIG POR, Initialization and Wake Up					
t _{ICFG}	Minimum Vcc to INITN High	_	50	ms	
t _{VMC}	Time from tICFG to valid Master CCLK	—	2	μs	
t _{PRGMRJ}	PROGRAMN Pin Pulse Rejection	—	12	ns	
t _{PRGM}	PROGRAMN Low Time to Start Con•guration	50	—	ns	
t _{DINIT}	PROGRAMN High to INITN High Delay		1	ms	
t _{DPPINIT}	Delay Time from PROGRAMN Low to INITN Low		50	ns	
t _{DPPDONE}	Delay Time from PROGRAMN Low to DONE Low		50	ns	
t _{IODISS}	User I/O Disable from PROGRAMN Low		35	ns	
t _{IOENSS}	User I/O Enabled Time from CCLK Edge During Wake-up Sequence		25	ns	
t _{MWC}	Additional Wake Master Clock Signals after DONE Pin High	0	—	cycles	
sysCONFIG SP	l Port (Master)				
t _{CFGX}	INITN High to CCLK Low	_	1	μs	
t _{CSSPI}	INITN High to CSSPIN Low		2	μs	
t _{CSCCLK}	CCLK Low before CSSPIN Low		—	ns	
t _{SOCDO}	CCLK Low to Output Valid		15	ns	
t _{CSPID}	CSSPIN[0:1] Low to First CCLK Edge Setup Time	2cyc	600+6cyc	ns	
f _{MAXSPI}	KSPI Max CCLK Frequency		20	MHz	
t _{SUSPI}	ISPI SOSPI Data Setup Time Before CCLK		—	ns	
t _{HSPI}	SOSPI Data Hold Time After CCLK		—	ns	
sysCONFIG SPI Port (Slave)					
f _{MAXSPIS}	Slave CCLK Frequency	_	25	MHz	
t _{RF}	Rise and Fall Time	50	—	mV/ns	
t _{STCO}	Falling Edge of CCLK to SOSPI Active	_	20	ns	
t _{STOZ}	Falling Edge of CCLK to SOSPI Disable	_	20	ns	
t _{STSU}	Data Setup Time (SISPI)	8	—	ns	
t _{STH}	Data Hold Time (SISPI)		—	ns	
t _{sтскн}	CCLK Clock Pulse Width, High		200	μs	
t _{STCKL}	CCLK Clock Pulse Width, Low		200	μs	
t _{STVO}	Falling Edge of CCLK to Valid SOSPI Output	_	20	ns	
t _{SCS}	CSSPISN High Time	25	—	ns	
t _{SCSS}	CSSPISN Setup Time	25	—	ns	
t _{SCSH}	CSSPISN Hold Time	25	—	ns	

Over Recommended Operating Conditions



Switching Test Conditions

Figure 3-11 shows the output test load that is used for AC testing. The speciec values for resistance, capacitance, voltage, and other test conditions are shown in Table 3-6.

Figure 3-11. Output Test Load, LVTTL and LVCMOS Standards



*CL Includes Test Fixture and Probe Capacitance

Test Condition	R ₁	R ₂	CL	Timing Ref.	V _T
				LVCMOS 3.3 = 1.5 V	
				LVCMOS 2.5 = $V_{CCIO}/2$	
LVTTL and other LVCMOS settings (L -> H, H -> L)	∞	∞ 0pF LVCMOS 1.8 = V _{CCIO} /2	LVCMOS 1.8 = $V_{CCIO}/2$		
				LVCMOS 1.5 = $V_{CCIO}/2$	_
				LVCMOS 1.2 = $V_{CCIO}/2$	
LVCMOS 2.5 I/O (Z -> H)	∞	1MΩ		V _{CCIO} /2	_
LVCMOS 2.5 I/O (Z -> L)	1MΩ	8 S		V _{CCIO} /2	V _{CCIO}
LVCMOS 2.5 I/O (H -> Z)	∞	100		V _{OH} – 0.10	
LVCMOS 2.5 I/O (L -> Z)	100	∞		V _{OL} + 0.10	V _{CCIO}

Note: Output test conditions for all other interfaces are determined by the respective standards.



LA-LatticeXP2 Family Data Sheet Pinout Information

August 2014

Signal Descriptions

Signal Name	I/O	Description			
General Purpose					
	I/O	[Edge] indicates the edge of the device on which the pad is located. Valid edge designations are L (Left), B (Bottom), R (Right), T (Top).			
D[Edge] [Dow/Column Number*] [A/D]		[Row/Column Number] indicates the PFU row or the column of the device on which the PIC exists. When Edge is T (Top) or B (Bottom), only need to specify Row Number. When Edge is L (Left) or R (Right), only need to specify Column Number.			
		[A/B] indicates the PIO within the PIC to which the pad is connected. Some of these user-programmable pins are shared with special function pins. These pins, when not used as special purpose pins, can be programmed as I/Os for user logic. During configuration the user-programmable I/Os are tri-stated with an internal pull-up resistor enabled. If any pin is not used (or not bonded to a package pin), it is also tri-stated with an internal pull-up resistor enabled after configuration.			
GSRN	I	Global RESET signal (active low). Any I/O pin can be GSRN.			
NC		No connect.			
GND	_	Ground. Dedicated pins.			
V _{CC}		Power supply pins for core logic. Dedicated pins.			
V _{CCAUX}	_	Auxiliary power supply pin. This dedicated pin powers all the differential and referenced input buffers.			
V _{CCPLL}		PLL supply pins. csBGA, PQFP and TQFP packages only.			
V _{CCIOx}		Dedicated power supply pins for I/O bank x.			
V _{REF1_x} , V _{REF2_x}		Reference supply pins for I/O bank x. Pre-determined pins in each bank are assigned as V_{REF} inputs. When not used, they may be used as I/O pins.			
PLL and Clock Functions (Used as us	er progr	ammable I/O pins when not in use for PLL or clock pins)			
[LOC][num]_V _{CCPLL}		Power supply pin for PLL: LLC, LRC, URC, ULC, num = row from center.			
[LOC][num]_GPLL[T, C]_IN_A	Ι	General Purpose PLL (GPLL) input pads: LLC, LRC, URC, ULC, num = row from center, $T =$ true and $C =$ complement, index A,B,Cat each side.			
[LOC][num]_GPLL[T, C]_FB_A	Ι	Optional feedback GPLL input pads: LLC, LRC, URC, ULC, num = row from center, $T =$ true and C = complement, index A,B,Cat each side.			
PCLK[T, C]_[n:0]_[3:0]	Ι	Primary Clock pads, $T =$ true and $C =$ complement, n per side, indexed by bank and 0,1,2,3 within bank.			
[LOC]DQS[num]	Ι	DQS input pads: T (Top), R (Right), B (Bottom), L (Left), DQS, num = ball function number. Any pad can be configured to be output.			
Test and Programming (Dedicated Pins)					
тмѕ	I	Test Mode Select input, used to control the 1149.1 state machine. Pull-up is enabled during configuration.			
тск	Ι	Test Clock input pin, used to clock the 1149.1 state machine. No pull-up enabled.			
ТОІ І		Test Data in pin. Used to load data into device using 1149.1 state machine. After power-up, this TAP port can be activated for configuration by sending appropriate command. (Note: once a configuration port is selected it is locked. Another configuration port cannot be selected until the power-up sequence). Pull-up is enabled during configuration.			

© 2014 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.