

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XF

Product Status	Obsolete
Core Processor	ARM® Cortex®-M3
Core Size	32-Bit Single-Core
Speed	80MHz
Connectivity	I ² C, LINbus, SPI, UART/USART, USB
Peripherals	CapSense, DMA, LCD, POR, PWM, WDT
Number of I/O	38
Program Memory Size	256KB (256K x 8)
Program Memory Type	FLASH
EEPROM Size	2K x 8
RAM Size	64K x 8
Voltage - Supply (Vcc/Vdd)	1.71V ~ 5.5V
Data Converters	A/D 1x12b; D/A 2x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	68-VFQFN Exposed Pad
Supplier Device Package	68-QFN (8x8)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/cy8c5488lti-lp093

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



More Information

Cypress provides a wealth of data at www.cypress.com to help you to select the right PSoC device for your design, and to help you to quickly and effectively integrate the device into your design. For a comprehensive list of resources, see the knowledge base article KBA86521, How to Design with PSoC 3, PSoC 4, and PSoC 5LP. Following is an abbreviated list for PSoC 5LP:

- Overview: PSoC Portfolio, PSoC Roadmap
- Product Selectors: PSoC 1, PSoC 3, PSoC 4, PSoC 5LP In addition, PSoC Creator includes a device selection tool.
- Application notes: Cypress offers a large number of PSoC application notes and code examples covering a broad range of topics, from basic to advanced level. Recommended application notes for getting started with PSoC 5LP are:
 - AN77759: Getting Started With PSoC 5LP
 - AN77835: PSoC 3 to PSoC 5LP Migration Guide
 - AN61290: Hardware Design Considerations
 - □ AN57821: Mixed Signal Circuit Board Layout
 - □ AN58304: Pin Selection for Analog Designs
 - □ AN81623: Digital Design Best Practices
 - □ AN73854: Introduction To Bootloaders

- Development Kits:
 - CY8CKIT-059 is a low-cost platform for prototyping, with a unique snap-away programmer and debugger on the USB connector.
 - CY8CKIT-050 is designed for analog performance, for developing high-precision analog, low-power, and low-voltage applications.
 - CY8CKIT-001 provides a common development platform for any one of the PSoC 1, PSoC 3, PSoC 4, or PSoC 5LP families of devices.
 - The MiniProg3 device provides an interface for flash programming and debug.
- Technical Reference Manuals (TRM)
 - Architecture TRM
 - Registers TRM
- Programming Specification

PSoC Creator

PSoC Creator is a free Windows-based Integrated Design Environment (IDE). It enables concurrent hardware and firmware design of PSoC 3, PSoC 4, and PSoC 5LP based systems. Create designs using classic, familiar schematic capture supported by over 100 pre-verified, production-ready PSoC Components; see the list of component datasheets. With PSoC Creator, you can:

- 1. Drag and drop component icons to build your hardware system design in the main design workspace
- 2. Codesign your application firmware with the PSoC hardware, using the PSoC Creator IDE C compiler
- 3. Configure components using the configuration tools
- 4. Explore the library of 100+ components
- 5. Review component datasheets

Figure 1. Multiple-Sensor Example Project in PSoC Creator





The CY8C54LP family supports a wide supply operating range from 1.71 to 5.5 V. This allows operation from regulated supplies such as $1.8 \pm 5\%$, $2.5 V \pm 10\%$, $3.3 V \pm 10\%$, or $5.0 V \pm 10\%$, or directly from a wide range of battery types. In addition, it provides an integrated high efficiency synchronous boost converter that can power the device from supply voltages as low as 0.5 V. This enables the device to be powered directly from a single battery. In addition, you can use the boost converter to generate other voltages required by the device, such as a 3.3 V supply for LCD glass drive. The boost's output is available on the V_{BOOST} pin, allowing other devices in the application to be powered from the PSoC.

PSoC supports a wide range of low-power modes. These include a 300-nA hibernate mode with RAM retention and a $2-\mu$ A sleep mode with RTC. In the second mode the optional 32.768-kHz watch crystal runs continuously and maintains an accurate RTC.

Power to all major functional blocks, including the programmable digital and analog peripherals, can be controlled independently by firmware. This allows low-power background processing when some peripherals are not in use. This, in turn, provides a total device current of only 3.1 mA when the CPU is running at 6 MHz.

The details of the PSoC power modes are covered in the "Power System" section on page 27 of this datasheet.

PSoC uses JTAG (4-wire) or SWD (2-wire) interfaces for programming, debug, and test. Using these standard interfaces you can debug or program the PSoC with a variety of hardware solutions from Cypress or third party vendors. The Cortex-M3 debug and trace modules include FPB, DWT, ETM, and ITM. These modules have many features to help solve difficult debug and trace problems. Details of the programming, test, and debugging interfaces are discussed in the "Programming, Debug Interfaces, Resources" section on page 60 of this datasheet.

2. Pinouts

Each VDDIO pin powers a specific set of I/O pins. (The USBIOs are powered from VDDD.) Using the VDDIO pins, a single PSoC can support multiple voltage levels, reducing the need for off-chip level shifters. The black lines drawn on the pinout diagrams in Figure 2-3 and Figure 2-4, as well as Table 2-1, show the pins that are powered by each VDDIO.

Each VDDIO may source up to 100 mA total to its associated I/O pins, as shown in Figure 2-1.

Figure 2-1. VDDIO Current Limit



Conversely, for the 100-pin and 68-pin devices, the set of I/O pins associated with any VDDIO may sink up to 100 mA total, as shown in Figure 2-2.

Figure 2-2. I/O Pins Current Limit





VBAT. Battery supply to boost pump.

VCCA. Output of the analog core regulator or the input to the analog core. Requires a 1uF capacitor to VSSA. The regulator output is not designed to drive external circuits. Note that if you use the device with an external core regulator (externally regulated mode), the voltage applied to this pin must not exceed the allowable range of 1.71 V to 1.89 V. When using the internal core regulator, (internally regulated mode, the default), do not tie any power to this pin. For details see Power System on page 27.

VCCD. Output of the digital core regulator or the input to the digital core. The two VCCD pins must be shorted together, with the trace between them as short as possible, and a 1uF capacitor to VSSD. The regulator output is not designed to drive external circuits. Note that if you use the device with an external core regulator (externally regulated mode), the voltage applied to this pin must not exceed the allowable range of 1.71 V to 1.89 V. When using the internal core regulator (internally regulated mode, the default), do not tie any power to this pin. For details see Power System on page 27.

VDDA. Supply for all analog peripherals and analog core regulator. VDDA must be the highest voltage present on the

device. All other supply pins must be less than or equal to VDDA.

VDDD. Supply for all digital peripherals and digital core regulator. VDDD must be less than or equal to VDDA.

VSSA. Ground for all analog peripherals.

VSSB. Ground connection for boost pump.

VSSD. Ground for all digital logic and I/O pins.

VDDIO0, VDDIO1, VDDIO2, VDDIO3. Supply for I/O pins. Each VDDIO must be tied to a valid operating voltage (1.71 V to 5.5 V), and must be less than or equal to VDDA.

XRES. External reset pin. Active low with internal pull-up.

4. CPU

4.1 ARM Cortex-M3 CPU

The CY8C54LP family of devices has an ARM Cortex-M3 CPU core. The Cortex-M3 is a low power 32-bit three-stage pipelined Harvard architecture CPU that delivers 1.25 DMIPS/MHz. It is intended for deeply embedded applications that require fast interrupt handling features.



4.3.4.8 Nested DMA

One TD may modify another TD, as the TD configuration space is memory mapped similar to any other peripheral. For example, a first TD loads a second TD's configuration and then calls the second TD. The second TD moves data as required by the application. When complete, the second TD calls the first TD,

Table 4-5. Cortex-M3 Exceptions and Interrupts

which again updates the second TD's configuration. This process repeats as often as necessary.

4.4 Interrupt Controller

The Cortex-M3 NVIC supports 16 system exceptions and 32 interrupts from peripherals, as shown in Table 4-5.

Exception Number	Exception Type	Priority	Exception Table Address Offset	Function
			0x00	Starting value of R13 / MSP
1	Reset	–3 (highest)	0x04	Reset
2	NMI	-2	0x08	Non maskable interrupt
3	Hard fault	-1	0x0C	All classes of fault, when the corresponding fault handler cannot be activated because it is currently disabled or masked
4	MemManage	Programmable	0x10	Memory management fault, for example, instruction fetch from a nonexecutable region
5	Bus fault	Programmable	0x14	Error response received from the bus system; caused by an instruction prefetch abort or data access error
6	Usage fault	Programmable	0x18	Typically caused by invalid instructions or trying to switch to ARM mode
7–10	-	-	0x1C-0x28	Reserved
11	SVC	Programmable	0x2C	System service call via SVC instruction
12	Debug monitor	Programmable	0x30	Debug monitor
13	-	-	0x34	Reserved
14	PendSV	Programmable	0x38	Deferred request for system service
15	SYSTICK	Programmable	0x3C	System tick timer
16–47	IRQ	Programmable	0x40-0x3FC	Peripheral interrupt request #0-#31

Bit 0 of each exception vector indicates whether the exception is executed using ARM or Thumb instructions. Because the Cortex-M3 only supports Thumb instructions, this bit must always be 1. The Cortex-M3 non maskable interrupt (NMI) input can be routed to any pin, via the DSI, or disconnected from all pins. See "DSI Routing Interface Description" section on page 45.

The NVIC handles interrupts from the peripherals, and passes the interrupt vectors to the CPU. It is closely integrated with the CPU for low latency interrupt handling. Features include:

- 32 interrupts. Multiple sources for each interrupt.
- Eight priority levels, with dynamic priority control.
- Priority grouping. This allows selection of preempting and non preempting interrupt levels.

- Support for tail-chaining, and late arrival, of interrupts. This enables back-to-back interrupt processing without the overhead of state saving and restoration between interrupts.
- Processor state automatically saved on interrupt entry, and restored on interrupt exit, with no instruction overhead.

If the same priority level is assigned to two or more interrupts, the interrupt with the lower vector number is executed first. Each interrupt vector may choose from three interrupt sources: Fixed Function, DMA, and UDB. The fixed function interrupts are direct connections to the most common interrupt sources and provide the lowest resource cost connection. The DMA interrupt sources provide direct connections to the two DMA interrupt sources provided per DMA channel. The third interrupt source for vectors is from the UDB digital routing array. This allows any digital signal available to the UDB array to be used as an interrupt source. All interrupt sources may be routed to any interrupt vector using the UDB interrupt source connections.



vector in the interrupt controller and the pin status register providing easy determination of the interrupt source down to the pin level.

Port pin interrupts remain active in all sleep modes allowing the PSoC device to wake from an externally generated interrupt.

While level sensitive interrupts are not directly supported; Universal Digital Blocks (UDB) provide this functionality to the system when needed.

6.4.6 Input Buffer Mode

GPIO and SIO input buffers can be configured at the port level for the default CMOS input thresholds or the optional LVTTL input thresholds. All input buffers incorporate Schmitt triggers for input hysteresis. Additionally, individual pin input buffers can be disabled in any drive mode.

6.4.7 I/O Power Supplies

Up to four I/O pin power supplies are provided depending on the device and package. Each I/O supply must be less than or equal to the voltage on the chip's analog (VDDA) pin. This feature allows users to provide different I/O voltage levels for different pins on the device. Refer to the specific device package pinout to determine VDDIO capability for a given port and pin.

The SIO port pins support an additional regulated high output capability, as described in Adjustable Output Level.

6.4.8 Analog Connections

These connections apply only to GPIO pins. All GPIO pins may be used as analog inputs or outputs. The analog voltage present on the pin must not exceed the VDDIO supply voltage to which the GPIO belongs. Each GPIO may connect to one of the analog global busses or to one of the analog mux buses to connect any pin to any internal analog resource such as ADC or comparators. In addition, select pins provide direct connections to specific analog features such as the high current DACs or uncommitted opamps.

6.4.9 CapSense

This section applies only to GPIO pins. All GPIO pins may be used to create CapSense buttons and sliders^[6]. See the "CapSense" section on page 58 for more information.

6.4.10 LCD Segment Drive

This section applies only to GPIO pins. All GPIO pins may be used to generate Segment and Common drive signals for direct glass drive of LCD glass. See the "LCD Direct Drive" section on page 57 for details.

6.4.11 Adjustable Output Level

This section applies only to SIO pins. SIO port pins support the ability to provide a regulated high output level for interface to external signals that are lower in voltage than the SIO's respective VDDIO. SIO pins are individually configurable to output either the standard VDDIO level or the regulated output,

which is based on an internally generated reference. Typically a voltage DAC (VDAC) is used to generate the reference (see Figure 6-13). The "DAC" section on page 58 has more details on VDAC use and reference routing to the SIO pins. Resistive pull-up and pull-down drive modes are not available with SIO in regulated output mode.

6.4.12 Adjustable Input Level

This section applies only to SIO pins. SIO pins by default support the standard CMOS and LVTTL input levels but also support a differential mode with programmable levels. SIO pins are grouped into pairs. Each pair shares a reference generator block which, is used to set the digital input buffer reference level for interface to external signals that differ in voltage from VDDIO. The reference sets the pins voltage threshold for a high logic level (see Figure 6-13). Available input thresholds are:

- 0.5 × VDDIO
- 0.4 × VDDIO
- 0.5 × VREF
- VREF

Typically a voltage DAC (VDAC) generates the V_{REF} reference. "DAC" section on page 58 has more details on VDAC use and reference routing to the SIO pins.

Figure 6-13. SIO Reference for Input and Output





Independent of the ALU operation, these functions are available:

- Shift left
- Shift right
- Nibble swap
- Bitwise OR mask

7.2.2.3 Conditionals

Each datapath has two compares, with bit masking options. Compare operands include the two accumulators and the two data registers in a variety of configurations. Other conditions include zero detect, all ones detect, and overflow. These conditions are the primary datapath outputs, a selection of which can be driven out to the UDB routing matrix. Conditional computation can use the built in chaining to neighboring UDBs to operate on wider data widths without the need to use routing resources.

7.2.2.4 Variable MSB

The most significant bit of an arithmetic and shift function can be programmatically specified. This supports variable width CRC and PRS functions, and in conjunction with ALU output masking, can implement arbitrary width timers, counters and shift blocks.

7.2.2.5 Built in CRC/PRS

The datapath has built in support for single cycle Cyclic Redundancy Check (CRC) computation and Pseudo Random Sequence (PRS) generation of arbitrary width and arbitrary polynomial. CRC/PRS functions longer than 8 bits may be implemented in conjunction with PLD logic, or built in chaining may be use to extend the function into neighboring UDBs.

7.2.2.6 Input/Output FIFOs

Each datapath contains two four-byte deep FIFOs, which can be independently configured as an input buffer (system bus writes to the FIFO, datapath internal reads the FIFO), or an output buffer (datapath internal writes to the FIFO, the system bus reads from the FIFO). The FIFOs generate status that are selectable as datapath outputs and can therefore be driven to the routing, to interact with sequencers, interrupts, or DMA.

Figure 7-5. Example FIFO Configurations



7.2.2.7 Chaining

The datapath can be configured to chain conditions and signals such as carries and shift data with neighboring datapaths to create higher precision arithmetic, shift, CRC/PRS functions.

7.2.2.8 Time Multiplexing

In applications that are over sampled, or do not need high clock rates, the single ALU block in the datapath can be efficiently shared with two sets of registers and condition generators. Carry and shift out data from the ALU are registered and can be selected as inputs in subsequent cycles. This provides support for 16-bit functions in one (8-bit) datapath.

7.2.2.9 Datapath I/O

There are six inputs and six outputs that connect the datapath to the routing matrix. Inputs from the routing provide the configuration for the datapath operation to perform in each cycle, and the serial data inputs. Inputs can be routed from other UDB blocks, other device peripherals, device I/O pins, and so on. The outputs to the routing can be selected from the generated conditions, and the serial data outputs. Outputs can be routed to other UDB blocks, device peripherals, interrupt and DMA controller, I/O pins, and so on.

7.2.3 Status and Control Module

The primary purpose of this circuitry is to coordinate CPU firmware interaction with internal UDB operation.

Figure 7-6. Status and Control Registers



The bits of the control register, which may be written to by the system bus, are used to drive into the routing matrix, and thus provide firmware with the opportunity to control the state of UDB processing. The status register is read-only and it allows internal UDB state to be read out onto the system bus directly from internal routing. This allows firmware to monitor the state of UDB processing. Each bit of these registers has programmable connections to the routing matrix and routing connections are made depending on the requirements of the application.

7.2.3.1 Usage Examples

As an example of control input, a bit in the control register can be allocated as a function enable bit. There are multiple ways to enable a function. In one method the control bit output would be routed to the clock control block in one or more UDBs and serve as a clock enable for the selected UDB blocks. A status example is a case where a PLD or datapath block generated a condition, such as a "compare true" condition that is captured and latched by the status register and then read (and cleared) by CPU firmware.





Figure 7-9. Digital System Interconnect

Interrupt and DMA routing is very flexible in the CY8C54LP programmable architecture. In addition to the numerous fixed function peripherals that can generate interrupt requests, any data signal in the UDB array routing can also be used to generate a request. A single peripheral may generate multiple independent interrupt requests simplifying system and firmware design. Figure 7-10 shows the structure of the IDMUX (Interrupt/DMA Multiplexer).

Figure 7-10. Interrupt and DMA Processing in the IDMUX



7.4.1 I/O Port Routing

There are a total of 20 DSI routes to a typical 8-bit I/O port, 16 for data and four for drive strength control.

When an I/O pin is connected to the routing, there are two primary connections available, an input and an output. In conjunction with drive strength control, this can implement a bidirectional I/O pin. A data output signal has the option to be single synchronized (pipelined) and a data input signal has the option to be double synchronized. The synchronization clock is the system clock (see Figure 6-1). Normally all inputs from pins are synchronized as this is required if the CPU interacts with the signal or any signal derived from it. Asynchronous inputs have rare uses. An example of this is a feed through of combinational PLD logic from input pins to output pins.

Figure 7-11. I/O Pin Synchronization Routing



Figure 7-12. I/O Pin Output Connectivity

8 IO Data Output Connections from the UDB Array Digital System Interface



There are four more DSI connections to a given I/O port to implement dynamic output enable control of pins. This connectivity gives a range of options, from fully ganged 8-bits controlled by one signal, to up to four individually controlled pins. The output enable signal is useful for creating tri-state bidirectional pins and buses.



7.7 I²C

PSoC includes a single fixed-function I^2C peripheral. Additional I^2C interfaces can be instantiated using Universal Digital Blocks (UDBs) in PSoC Creator, as required.

The I²C peripheral provides a synchronous two-wire interface designed to interface the PSoC device with a two-wire I²C serial communication bus. It is compatible^[11] with I²C Standard-mode, Fast-mode, and Fast-mode Plus devices as defined in the NXP I²C-bus specification and user manual (UM10204). The I²C bus I/O may be implemented with GPIO or SIO in open-drain modes.

To eliminate the need for excessive CPU intervention and overhead, I²C specific support is provided for status detection and generation of framing bits. I²C operates as a slave, a master, or multimaster (Slave and Master)^[11]. In slave mode, the unit always listens for a start condition to begin sending or receiving data. Master mode supplies the ability to generate the Start and Stop conditions and initiate transactions. Multimaster mode provides clock synchronization and arbitration to allow multiple masters on the same bus. If Master mode is enabled and Slave mode is not enabled, the block does not generate interrupts on externally generated Start conditions. I²C interfaces through the DSI routing and allows direct connections to any GPIO or SIO pins.

 $\rm I^2C$ provides hardware address detect of a 7-bit address without CPU intervention. Additionally the device can wake from low power modes on a 7-bit hardware address match. If wakeup

functionality is required, I²C pin connections are limited to one of two specific pairs of SIO pins. See descriptions of SCL and SDA pins in Pin Descriptions on page 11.

I²C features include:

- Slave and master, transmitter, and receiver operation
- Byte processing for low CPU overhead
- Interrupt or polling CPU interface
- Support for bus speeds up to 1 Mbps
- 7 or 10-bit addressing (10-bit addressing requires firmware support)
- SMBus operation (through firmware support SMBus supported in hardware in UDBs)
- 7-bit hardware address compare
- Wake from low power modes on address match
- Glitch filtering (active and alternate-active modes only)

Data transfers follow the format shown in Figure 7-16. After the START condition (S), a slave address is sent. This address is 7 bits long followed by an eighth bit which is a data direction bit (R/W) - a 'zero' indicates a transmission (WRITE), a 'one' indicates a request for data (READ). A data transfer is always terminated by a STOP condition (P) generated by the master.



7.7.1 External Electrical Connections

As Figure 7-17 shows, the I^2C bus requires external pull-up resistors (R_P). These resistors are primarily determined by the supply voltage, bus speed, and bus capacitance. For detailed information on how to calculate the optimum pull-up resistor value for your design, we recommend using the UM10204 I2C-bus specification and user manual Rev 6, or newer, available from the NXP website at www.nxp.com.

Figure 7-17. Connection of Devices to the I²C Bus



Notes

- 10. The I²C peripheral is non-compliant with the NXP I²C specification in the following areas: analog glitch filter, I/O V_{OL}/I_{OL}, I/O hysteresis. The I²C Block has a digital glitch filter (not available in sleep mode). The Fast-mode minimum fall-time specification can be met by setting the I/Os to slow speed mode. See the I/O Electrical Specifications in "Inputs and Outputs" section on page 73 for details.
- 11. Fixed-block I²C does not support undefined bus conditions, nor does it support Repeated Start in Slave mode. These conditions should be avoided, or the UDB-based I²C component should be used instead.





Figure 8-2. CY8C54LP Analog Interconnect

To preserve detail of this image, this image is best viewed with a PDF display program or printed on 11" × 17" paper.



Key features of the PSoC LCD segment system are:

- LCD panel direct driving
- Type A (standard) and Type B (low power) waveform support
- Wide operating voltage range support (2 V to 5 V) for LCD panels
- Static, 1/2, 1/3, 1/4, 1/5 bias voltage levels
- Internal bias voltage generation through internal resistor ladder
- Up to 62 total common and segment outputs
- Up to 1/16 multiplex for a maximum of 16 backplane/common outputs
- Up to 62 front plane/segment outputs for direct drive
- Drives up to 736 total segments (16 backplane x 46 front plane)
- Up to 64 levels of software controlled contrast
- Ability to move display data from memory buffer to LCD driver through DMA (without CPU intervention)
- Adjustable LCD refresh rate from 10 Hz to 150 Hz
- Ability to invert LCD display for negative image
- Three LCD driver drive modes, allowing power optimization

Figure 8-11. LCD System



8.7.1 LCD Segment Pin Driver

Each GPIO pin contains an LCD driver circuit. The LCD driver buffers the appropriate output of the LCD DAC to directly drive the glass of the LCD. A register setting determines whether the pin is a common or segment. The pin's LCD driver then selects one of the six bias voltages to drive the I/O pin, as appropriate for the display data.

8.7.2 Display Data Flow

The LCD segment driver system reads display data and generates proper output voltages to the LCD glass to produce

the desired image. Display data resides in a memory buffer in the system SRAM. Each time you need to change the common and segment driver voltages, the next set of pixel data moves from the memory buffer into the Port Data Registers via DMA.

8.7.3 UDB and LCD Segment Control

A UDB is configured to generate the global LCD control signals and clocking. This set of signals is routed to each LCD pin driver through a set of dedicated LCD global routing channels. In addition to generating the global LCD control signals, the UDB also produces a DMA request to initiate the transfer of the next frame of LCD data.

8.7.4 LCD DAC

The LCD DAC generates the contrast control and bias voltage for the LCD system. The LCD DAC produces up to five LCD drive voltages plus ground, based on the selected bias ratio. The bias voltages are driven out to GPIO pins on a dedicated LCD bias bus, as required.

8.8 CapSense

The CapSense system provides a versatile and efficient means for measuring capacitance in applications such as touch sense buttons, sliders, proximity detection, and so on. The CapSense system uses a configuration of system resources, including a few hardware functions primarily targeted for CapSense. Specific resource usage is detailed in the CapSense component in PSoC Creator.

A capacitive sensing method using a Delta-Sigma Modulator (CSD) is used. It provides capacitance sensing using a switched capacitor technique with a delta-sigma modulator to convert the sensing current to a digital code.

8.9 Temp Sensor

Die temperature is used to establish programming parameters for writing flash. Die temperature is measured using a dedicated sensor based on a forward biased transistor. The temperature sensor has its own auxiliary ADC.

8.10 DAC

The CY8C54LP parts contain two Digital to Analog Convertors (DACs). Each DAC is 8-bit and can be configured for either voltage or current output. The DACs support CapSense, power supply regulation, and waveform generation. Each DAC has the following features.

- Adjustable voltage or current output in 255 steps
- Programmable step size (range selection)
- Eight bits of calibration to correct ± 25% of gain error
- Source and sink option for current output
- 8 Msps conversion rate for current output
- 1 Msps conversion rate for voltage output
- Monotonic in nature
- Data and strobe inputs can be provided by the CPU or DMA, or routed directly from the DSI
- Dedicated low-resistance output pin for high-current mode



Table 11-2. DC Specifications (continued)

Parameter	Description	Condition	IS	Min	Тур	Max	Units
I _{DD} ^[20]	Sleep Mode ^[21]						
		$V_{DD} = V_{DDIO} =$	T = -40 °C	-	1.9	3.1	μA
	CPU = OFF RTC = ON (= ECO32K ON in low-power	4.5–5.5 V	T = 25 °C	-	2.4	3.6	
	mode)		T = 85 °C	-	5	16	
	Sleep timer = ON (= ILO ON at 1 kHz) ^[22]	V _{DD} = V _{DDIO} =	T = -40 °C	-	1.7	3.1	
	I ² C Wake = OFF	2.7–3.6 V	T = 25 °C	-	2	3.6	
	Comparator = OFF		T = 85 °C	-	4.2	16	
	Boost = OFF	$V_{DD} = V_{DDIO} =$	T = -40 °C	-	1.6	3.1	
	SIO pins in single ended input, unregu-	1.71–1.95 V	T = 25 °C	_	1.9	3.6	
	lated output mode		T = 85 °C	_	4.2	16	
	Comparator = ON CPU = OFF RTC = OFF Sleep timer = OFF WDT = OFF I2C Wake = OFF POR = ON Boost = OFF SIO pins in single ended input, unregu- lated output mode	V _{DD} = V _{DDIG} = 2.7–3.6 V ^[23]	T = 25 °C	_	3	4.2	μΑ
	I2C Wake = ON CPU = OFF RTC = OFF Sleep timer = OFF WDT = OFF Comparator = OFF POR = ON Boost = OFF SIO pins in single ended input, unregu- lated output mode	V _{DD} = V _{DDA} = 2.7–3.6 V ^[23]	T = 25 °C	_	1.7	3.6	μΑ
	Hibernate Mode						
		$V_{DD} = V_{DDIO} =$	T = -40 °C	_	0.2	2	μA
		4.5-5.5 V	T = 25 °C	_	0.24	2	
	Hibernate mode current		T = 85 °C	_	2.6	15	
	SRAM retention	$V_{DD} = V_{DDIO} =$	T = -40 °C	_	0.11	2	
	GPIO interrupts are active	2.7-3.6 V	T = 25 °C	_	0.3	2	
	SIO pins in single ended input, unrequ-		T = 85 °C	_	2	15	
	lated output mode	$V_{DD} = V_{DDIO} =$	T = -40 °C	_	0.9	2	
		1.71–1.95 V	T = 25 °C	—	0.11	2	
			T = 85 °C	-	1.8	15	
I _{DDAR} ^[23]	Analog current consumption while device	$V_{DDA} \le 3.6 \text{ V}$		-	0.3	0.6	mA
	is reset	$V_{DDA} > 3.6 V$		-	1.4	3.3	mA
I _{DDDR} ^[23]	Digital current consumption while device is	$V_{DDD} \le 3.6 V$		_	1.1	3.1	mA
	reset	$V_{DDD} > 3.6 V$		-	0.7	3.1	mA
I _{DD_PROG} ^[23]	Current consumption while device programming. Sum of digital, analog, and I/Os: IDDD + IDDA + IDDIOX			_	15	21	mA

Notes

23. Based on device characterization (Not production tested).

<sup>Notes
20. The current consumption of additional peripherals that are implemented only in programmed logic blocks can be found in their respective datasheets, available in PSoC Creator, the integrated design environment. To estimate total current, find CPU current at frequency of interest and add peripheral currents for your particular system from the device datasheet and component datasheets.
21. If V_{CCD} and V_{CCA} are externally regulated, the voltage difference between V_{CCD} and V_{CCA} must be less than 50 mV.
22. Sleep timer generates periodic interrupts to wake up the CPU. This specification applies only to those times that the CPU is off.</sup>





Figure 11-11. Efficiency vs V_{BAT}, L_{BOOST} = 4.7 μ H ^[29]





Figure 11-12. Efficiency vs V_{BAT} , L_{BOOST} = 10 μ H ^[29]



Figure 11-14. V_{RIPPLE} vs V_{BAT} ^[29]



Note 29. Typical example. Actual values may vary depending on external component selection, PCB layout, and other design parameters.





Figure 11-27. Opamp Vos vs Vcommon and V_{DDA}, 25 °C







Parameter	Description	Conditions	Min	Тур	Мах	Units
GBW	Gain-bandwidth product	Power mode = minimum, 15 pF load	1	-	-	MHz
		Power mode = low, 15 pF load	2	-	-	MHz
		Power mode = medium, 200 pF load	1	-	-	MHz
		Power mode = high, 200 pF load	3	-	-	MHz
SR	Slew rate, 20% - 80%	Power mode = minimum, 15 pF load	1.1	-	-	V/µs
		Power mode = low, 15 pF load	1.1	-	-	V/µs
		Power mode = medium, 200 pF load	0.9	-	-	V/µs
		Power mode = high, 200 pF load	3	-	-	V/µs
e _n	Input noise density	Power mode = high, V _{DDA} = 5 V, at 100 kHz	-	45	_	nV/sqrtHz

Note

40. Based on device characterization (Not production tested).





11.5.2 Delta-Sigma ADC

Unless otherwise specified, operating conditions are:

- Operation in continuous sample mode
- fclk = 6.144 MHz
- Reference = 1.024 V internal reference bypassed on P3.2 or P0.3
- Unless otherwise specified, all charts and graphs show typical values

Table 11-20. 12-bit Delta-sigma ADC DC Specifications

Parameter	Description	Conditions	Min	Тур	Max	Units
	Resolution		8	_	12	bits
	Number of channels, single ended		-	-	No. of GPIO	-
	Number of channels, differential	Differential pair is formed using a pair of GPIOs.	_	-	No. of GPIO/2	-
	Monotonic	Yes	-	-	-	-
Ge	Gain error	Buffered, buffer gain = 1, Range = ±1.024 V, 25 °C	Ι	-	±0.4	%
Gd	Gain drift	Buffered, buffer gain = 1, Range = ±1.024 V	-	-	50	ppm/° C
Vos	Input offset voltage	Buffered, 16-bit mode, full voltage range	-	_	±0.2	mV
V03	input onset voltage	Buffered, 16-bit mode, V _{DDA} = 1.8 V ±5%, 25 °C	Ι	_	±0.1	mV
TCVos	Temperature coefficient, input offset voltage	Buffer gain = 1, 12-bit, Range = ±1.024 V	-	-	1	µV/°C
	Input voltage range, single ended ^[41]		V_{SSA}	-	V _{DDA}	V
	Input voltage range, differential unbuf- fered ^[41]		V_{SSA}	-	V _{DDA}	V
	Input voltage range, differential, buffered ^[41]		V_{SSA}	-	V _{DDA} – 1	V
INL12	Integral non linearity ^[41]	Range = ±1.024 V, unbuffered	-	_	±1	LSB
DNL12	Differential non linearity ^[41]	Range = ±1.024 V, unbuffered	-	-	±1	LSB
INL8	Integral non linearity ^[41]	Range = ±1.024 V, unbuffered	-	-	±1	LSB
DNL8	Differential non linearity ^[41]	Range = ±1.024 V, unbuffered	-	-	±1	LSB
Rin_Buff	ADC input resistance	Input buffer used	10	-	-	MΩ
Rin_ADC12	ADC input resistance	Input buffer bypassed, 12 bit, Range = ±1.024 V	_	148 ^[42]	-	kΩ
Rin_ExtRef	ADC external reference input resistance		-	70 ^[42, 43]	-	kΩ
Vextref	ADC external reference input voltage, see also internal reference in Voltage Reference on page 86	Pins P0[3], P3[2]	0.9	-	1.3	V
Current Cor	sumption					
I _{DD_12}	Current consumption, 12 bit ^[41]	192 ksps, unbuffered	_	_	1.4	mA
I _{BUFF}	Buffer current consumption ^[41]		_	_	2.5	mA

Notes

41. Based on device characterization (not production tested).

42. By using switched capacitors at the ADC input an effective input resistance is created. Holding the gain and number of bits constant, the resistance is proportional to the inverse of the clock frequency. This value is calculated, not measured. For more information see the Technical Reference Manual.

43. Recommend an external reference device with an output impedance <100 Ω, for example, the LM185/285/385 family. A 1 µF capacitor is recommended. For more information, see AN61290 - PSoC® 3 and PSoC 5LP Hardware Design Considerations.</p>



11.5.4 Analog Globals

Table 11-26. Analog Globals DC Specifications

Parameter	Description	Conditions	Min	Тур	Max	Units
Rppag	Resistance pin-to-pin through P2[4], AGL0,	V _{DDA} = 3.0 V	-	1500	2200	Ω
	Resistance pin-to-pin through P2[4], AGL0 DSM INP, AGL1, P2[5] ^[48, 49]	V _{DDA} = 1.71 V	-	1200	1700	Ω
Rppmuxbus	Resistance pin-to-pin through P2[3],	V _{DDA} = 3.0 V	-	700	1100	Ω
	amuxbusL, P2[4] ^[48, 49]	V _{DDA} = 1.71 V	-	600	900	Ω

Table 11-27. Analog Globals AC Specifications

Parameter	Description	Conditions	Min	Тур	Max	Units
	Inter-pair crosstalk for analog routes ^[50]		106	-	-	dB
BWag	Analog globals 3 db bandwidth ^[50]	V _{DDA} = 3.0 V, 25 °C	-	26	-	MHz

11.5.5 Comparator

Table 11-28. Comparator DC Specifications^[51]

Parameter	Description	Conditions	Min	Тур	Max	Units
V _{OS}	Input offset voltage in fast mode	Factory trim, $V_{DDA} > 2.7 V$, Vin $\ge 0.5 V$	_		10	mV
	Input offset voltage in slow mode	Factory trim, $V_{IN} \ge 0.5 V$	-		9	mV
Maria	Input offset voltage in fast mode ^[48]	Custom trim	-	-	4	mV
VOS	Input offset voltage in slow mode ^[48]	Custom trim	-	-	4	mV
V _{OS}	Input offset voltage in ultra low power mode		-	±12	-	mV
TCVos	Temperature coefficient, input offset	$V_{CM} = V_{DDA} / 2$, fast mode	-	63	85	μV/°C
TCVos V _{HYST}	voltage	$V_{CM} = V_{DDA} / 2$, slow mode	-	15	20	
V _{HYST}	Hysteresis	Hysteresis enable mode	-	10	32	mV
V _{ICM}	Input common mode voltage	High current / fast mode	V _{SSA}	-	V _{DDA}	V
		Low current / slow mode	V _{SSA}	-	V _{DDA}	V
		Ultra low power mode	V _{SSA}	_	V _{DDA} – 1.15	V
CMRR	Common mode rejection ratio		-	50	-	dB
I _{CMP}	High current mode/fast mode ^[48]		-	_	400	μA
	Low current mode/slow mode ^[48]		-	_	100	μA
	Ultra low power mode ^[48]		_	6	_	μA

Table 11-29. Comparator AC Specifications^[51]

Parameter	Description	Conditions	Min	Тур	Max	Units
	Response time, high current mode ^[48]	50 mV overdrive, measured pin-to-pin	-	75	110	ns
T _{RESP}	Response time, low current mode ^[48]	50 mV overdrive, measured pin-to-pin	-	155	200	ns
	Response time, ultra low power mode ^[48]	50 mV overdrive, measured pin-to-pin	_	55	_	μs

Notes

^{48.} Based on device characterization (Not production tested).

^{49.} The resistance of the analog global and analog mux bus is high if V_{DDA} ≤ 2.7 V, and the chip is in either sleep or hibernate mode. Use of analog global and analog mux bus under these conditions is not recommended.

^{50.} Pin P6[4] to del-sig ADC input; calculated, not measured.

^{51.} The recommended procedure for using a custom trim value for the on-chip comparators are found in the TRM.



Figure 11-62. VDAC Step Response, Codes 0x40 - 0xC0, 1 V Mode, Fast Mode, V_{DDA} = 5 V



Figure 11-64. VDAC PSRR vs Frequency



Figure 11-63. VDAC Glitch Response, Codes 0x7F - 0x80, 1 V Mode, Fast Mode, V_{DDA} = 5 V









11.5.8 Mixer

The mixer is created using a SC/CT analog block; see the Mixer component datasheet in PSoC Creator for full electrical specifications and APIs.

Table 11-34. Mixer DC Specifications

Parameter	Description	Conditions	Min	Тур	Max	Units
V _{OS}	Input offset voltage	High power mode, V_{IN} = 1.024 V, V _{REF} = 1.024 V	-	-	15	mV
	Quiescent current		-	0.9	2	mA
G	Gain		_	0	_	dB

Table 11-35. Mixer AC Specifications^[58]

Parameter	Description	Conditions	Min	Тур	Max	Units
f _{LO}	Local oscillator frequency	Down mixer mode	-	-	4	MHz
f _{in}	Input signal frequency	Down mixer mode	-	-	14	MHz
f _{LO}	Local oscillator frequency	Up mixer mode	-	-	1	MHz
f _{in}	Input signal frequency	Up mixer mode	-	-	1	MHz
SR	Slew rate		3	-	-	V/µs

11.5.9 Transimpedance Amplifier

The TIA is created using a SC/CT analog block; see the TIA component datasheet in PSoC Creator for full electrical specifications and APIs.

Table 11-36. Transimpedance Amplifier (TIA) DC Specifications

Parameter	Description	Conditions	Min	Тур	Max	Units
V _{IOFF}	Input offset voltage		_	-	10	mV
	Conversion resistance ^[59]					
	R = 20K	40 pF load	-25	-	+35	%
	R = 30K	40 pF load	-25	-	+35	%
	R = 40K	40 pF load	-25	-	+35	%
Rconv	R = 80K	40 pF load	-25	-	+35	%
	R = 120K	40 pF load	-25	-	+35	%
	R = 250K	40 pF load	-25	-	+35	%
	R= 500K	40 pF load	-25	-	+35	%
	R = 1M	40 pF load	-25	-	+35	%
	Quiescent current ^[58]		_	1.1	2	mA

Table 11-37. Transimpedance Amplifier (TIA) AC Specifications^[58]

Parameter	Description	Conditions	Min	Тур	Max	Units
BW	Input bandwidth (–3 dB)	R = 20K; –40 pF load	1200	_	-	kHz
		R = 120K; –40 pF load	240	-	-	kHz
		R = 1M; –40 pF load	25	-	-	kHz

Notes

59. Conversion resistance values are not calibrated. Calibrated values and details about calibration are provided in PSoC Creator component datasheets. External precision resistors can also be used.

^{58.} Based on device characterization (Not production tested).





11.5.10 Programmable Gain Amplifier

The PGA is created using a SC/CT analog block; see the PGA component datasheet in PSoC Creator for full electrical specifications and APIs.

Unless otherwise specified, operating conditions are:

- Operating temperature = 25 °C for typical values
- Unless otherwise specified, all charts and graphs show typical values

Table 11-38. PGA DC Specifications

Parameter	Description	Conditions	Min	Тур	Max	Units
Vin	Input voltage range	Power mode = minimum	Vssa	-	V _{DDA}	V
Vos	Input offset voltage	Power mode = high, gain = 1	-	-	10	mV
TCVos	Input offset voltage drift with temperature	Power mode = high, gain = 1	-	-	±30	µV/°C
Ge1	Gain error, gain = 1		-	-	±0.15	%
Ge16	Gain error, gain = 16		-	-	±2.5	%
Ge50	Gain error, gain = 50		-	-	±5	%
Vonl	DC output nonlinearity	Gain = 1	-	-	±0.01	% of FSR
Cin	Input capacitance		-	-	7	pF
Voh	Output voltage swing	Power mode = high, gain = 1, Rload = 100 k Ω to V _{DDA} / 2	V _{DDA} -0.15	-	-	V
Vol	Output voltage swing	Power mode = high, gain = 1, Rload = 100 k Ω to V _{DDA} / 2	_	-	V _{SSA} + 0.15	V
Vsrc	Output voltage under load	lload = 250 μ A, V _{DDA} \geq 2.7V, power mode = high	_	_	300	mV
IDD	Operating current ^[60]	Power mode = high	-	1.5	1.65	mA
PSRR	Power supply rejection ratio		48	-	_	dB

Figure 11-66. PGA Voffset Histogram, 4096 samples/ 1024 parts



Note

60. Based on device characterization (Not production tested).



11.8 PSoC System Resources

Specifications are valid for –40 °C \leq T_A \leq 85 °C and T_J \leq 100 °C, except where noted. Specifications are valid for 1.71 V to 5.5 V, except where noted.

11.8.1 POR with Brown Out

For brown out detect in regulated mode, V_{DDD} and V_{DDA} must be \geq 2.0 V. Brown out detect is not available in externally regulated mode.

Table 11-63. Precise Low-Voltage Reset (PRES) with Brown Out DC Specifications

Parameter	Description	Conditions	Min	Тур	Max	Units
PRESR	Rising trip voltage	Factory trim	1.64	_	1.68	V
PRESF	Falling trip voltage		1.62	—	1.66	V

Table 11-64. Power-On-Reset (POR) with Brown Out AC Specifications^[77]

Parameter	Description	Conditions	Min	Тур	Max	Units
PRES_TR ^[78]	Response time		-	-	0.5	μs
	V _{DDD} /V _{DDA} droop rate	Sleep mode	-	5	-	V/sec

11.8.2 Voltage Monitors

Table 11-65. Voltage Monitors DC Specifications

Parameter	Description	Conditions	Min	Тур	Max	Units
LVI	Trip voltage		-	-	-	
	LVI_A/D_SEL[3:0] = 0000b		1.68	1.73	1.77	V
	LVI_A/D_SEL[3:0] = 0001b		1.89	1.95	2.01	V
	LVI_A/D_SEL[3:0] = 0010b		2.14	2.20	2.27	V
	LVI_A/D_SEL[3:0] = 0011b		2.38	2.45	2.53	V
	LVI_A/D_SEL[3:0] = 0100b		2.62	2.71	2.79	V
	LVI_A/D_SEL[3:0] = 0101b		2.87	2.95	3.04	V
	LVI_A/D_SEL[3:0] = 0110b		3.11	3.21	3.31	V
	LVI_A/D_SEL[3:0] = 0111b		3.35	3.46	3.56	V
	LVI_A/D_SEL[3:0] = 1000b		3.59	3.70	3.81	V
	LVI_A/D_SEL[3:0] = 1001b		3.84	3.95	4.07	V
	LVI_A/D_SEL[3:0] = 1010b		4.08	4.20	4.33	V
	LVI_A/D_SEL[3:0] = 1011b		4.32	4.45	4.59	V
	LVI_A/D_SEL[3:0] = 1100b		4.56	4.70	4.84	V
	LVI_A/D_SEL[3:0] = 1101b		4.83	4.98	5.13	V
	LVI_A/D_SEL[3:0] = 1110b		5.05	5.21	5.37	V
	LVI_A/D_SEL[3:0] = 1111b		5.30	5.47	5.63	V
HVI	Trip voltage		5.57	5.75	5.92	V

Table 11-66. Voltage Monitors AC Specifications

Parameter	Description	Conditions	Min	Тур	Max	Units
LVI_tr ^[78]	Response time		-	-	1	μs

Notes

77. Based on device characterization (Not production tested).

78. This value is calculated, not measured.



Document History Page

Description Title: PSoC [®] 5LP: CY8C54LP Family Datasheet Programmable System-on-Chip (PSoC [®]) Document Number: 001-84934						
Revision	ECN	Orig. of Change	Submission Date	Description of Change		
**	3825653	MKEA	12/07/2012	Datasheet for new CY8C54LP family		
*A	3897878	MKEA	02/07/2013	Removed Preliminary status. Updated characterization footnotes in Electrical Specifications. Updated conditions for SAR ADC INL and DNL specifications in Table 11-24 Updated Table 11-74 (ILO AC specifications). Changed "UDB Configuration" to "UDB Working Registers" in Table 5-5. Removed references to CAN. Updated INL VIDAC spec. Updated VREF accuracy. Removed drift specs from Voltage Reference Specifications.		
*В	3902085	MKEA	02/12/2013	Changed Hibernate wakeup time from 125 μs to 200 μs in Table 6-3 and Table 11-3.		
*C	4114902	MKEA	09/30/2013	Added information about 1 KB cache in Features. Updated SAR ADC graphs. Added warning on reset devices in the EEPROM section. Updated C _{IN} specs in GPIO DC Specifications and SIO DC Specifications. Added min and max values for the Regulator Output Capacitor parameter. Added I _{IB} parameter in Opamp DC Specifications		
*D	4225729	MKEA	12/20/2013	Added SIO Comparator Specifications. Changed T _{HIBERNATE} max value from 200 to 150. Updated CSP package and ordering information. Added 80 MHz parts in Table 12-1.		
*E	4386988	MKEA	05/22/2014	Updated General Description and Features. Added More Information and PSoC Creator sections. Updated JTAG IDs in Ordering Information. Updated 100-TQFP package diagram.		
*F	4587100	MKEA	12/08/2014	Added link to AN72845 in Note 4. Updated interrupt priority numbers in Section 4.4. Updated Section 5.4 to clarify the factory default values of EEPROM. Corrected ECCEN settings in Table 5-3. Updated Section 6.1.1 and Section 6.1.2. Added a note below Figure 6-4. Updated Figure 6-12. Changed 'Control Store RAM' to 'Dynamic Configuration RAM' in Figure 7-4 and changed Section 7.2.2.2 heading to 'Dynamic Configuration RAM'. Updated Section 7.7.		