

Welcome to [E-XFL.COM](#)

### Understanding [Embedded - Microprocessors](#)

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

### Applications of [Embedded - Microprocessors](#)

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

#### Details

|                                 |   |
|---------------------------------|---|
| Product Status                  | Obsolete  |
| Core Processor                  | PowerPC e500  |
| Number of Cores/Bus Width       | 1 Core, 32-Bit  |
| Speed                           | 800MHz  |
| Co-Processors/DSP               | Signal Processing; SPE  |
| RAM Controllers                 | DDR, DDR2, SDRAM  |
| Graphics Acceleration           | No  |
| Display & Interface Controllers | -   |
| Ethernet                        | 10/100/1000Mbps (4)   |
| SATA                            | -   |
| USB                             | -   |
| Voltage - I/O                   | 1.8V, 2.5V, 3.3V  |
| Operating Temperature           | 0°C ~ 105°C (TA)  |
| Security Features               | -   |
| Package / Case                  | 783-BBGA, FCBGA   |
| Supplier Device Package         | 783-FCBGA (29x29)   |
| Purchase URL                    | <a href="https://www.e-xfl.com/product-detail/nxp-semiconductors/kmpc8545hxang">https://www.e-xfl.com/product-detail/nxp-semiconductors/kmpc8545hxang</a> |

- Dedicated single data rate SDRAM controller
- Parity support
- Default boot ROM chip select with configurable bus width (8, 16, or 32 bits)
- Four enhanced three-speed Ethernet controllers (eTSECs)
  - Three-speed support (10/100/1000 Mbps)
  - Four controllers designed to comply with IEEE Std. 802.3<sup>®</sup>, 802.3u, 802.3x, 802.3z, 802.3ac, and 802.3ab
  - Support for various Ethernet physical interfaces:
    - 1000 Mbps full-duplex IEEE 802.3 GMII, IEEE 802.3z TBI, RTBI, and RGMII
    - 10/100 Mbps full and half-duplex IEEE 802.3 MII, IEEE 802.3 RGMII, and RMII
  - Flexible configuration for multiple PHY interface configurations. See [Section 8.1, “Enhanced Three-Speed Ethernet Controller \(eTSEC\) \(10/100/1Gb Mbps\)—GMII/MII/TBI/RGMII/RTBI/RMII Electrical Characteristics,”](#) for more information.
  - TCP/IP acceleration and QoS features available
    - IP v4 and IP v6 header recognition on receive
    - IP v4 header checksum verification and generation
    - TCP and UDP checksum verification and generation
    - Per-packet configurable acceleration
    - Recognition of VLAN, stacked (queue in queue) VLAN, IEEE Std 802.2<sup>™</sup>, PPPoE session, MPLS stacks, and ESP/AH IP-security headers
    - Supported in all FIFO modes
  - Quality of service support:
    - Transmission from up to eight physical queues
    - Reception to up to eight physical queues
  - Full- and half-duplex Ethernet support (1000 Mbps supports only full duplex):
    - IEEE 802.3 full-duplex flow control (automatic PAUSE frame generation or software-programmed PAUSE frame generation and recognition)
  - Programmable maximum frame length supports jumbo frames (up to 9.6 Kbytes) and IEEE Std. 802.1<sup>™</sup> virtual local area network (VLAN) tags and priority
  - VLAN insertion and deletion
    - Per-frame VLAN control word or default VLAN for each eTSEC
    - Extracted VLAN control word passed to software separately
  - Retransmission following a collision
  - CRC generation and verification of inbound/outbound frames
  - Programmable Ethernet preamble insertion and extraction of up to 7 bytes
  - MAC address recognition:
    - Exact match on primary and virtual 48-bit unicast addresses

Table 13 provides the recommended operating conditions for the DDR SDRAM controller when  $GV_{DD}(\text{typ}) = 2.5 \text{ V}$ .

**Table 13. DDR SDRAM DC Electrical Characteristics for  $GV_{DD}(\text{typ}) = 2.5 \text{ V}$**

| Parameter/Condition                                | Symbol     | Min                   | Max                   | Unit          | Notes |
|--|------------|-----------------------|-----------------------|---------------|-------|
| I/O supply voltage                                 | $GV_{DD}$  | 2.375                 | 2.625                 | V             | 1     |
| I/O reference voltage                              | $MV_{REF}$ | $0.49 \times GV_{DD}$ | $0.51 \times GV_{DD}$ | V             | 2     |
| I/O termination voltage                            | $V_{TT}$   | $MV_{REF} - 0.04$     | $MV_{REF} + 0.04$     | V             | 3     |
| Input high voltage                                 | $V_{IH}$   | $MV_{REF} + 0.15$     | $GV_{DD} + 0.3$       | V             | —     |
| Input low voltage                                  | $V_{IL}$   | -0.3                  | $MV_{REF} - 0.15$     | V             | —     |
| Output leakage current                             | $I_{OZ}$   | -50                   | 50                    | $\mu\text{A}$ | 4     |
| Output high current ( $V_{OUT} = 1.95 \text{ V}$ ) | $I_{OH}$   | -16.2                 | —                     | mA            | —     |
| Output low current ( $V_{OUT} = 0.35 \text{ V}$ )  | $I_{OL}$   | 16.2                  | —                     | mA            | —     |

**Notes:**

- $GV_{DD}$  is expected to be within 50 mV of the DRAM  $V_{DD}$  at all times.
- $MV_{REF}$  is expected to be equal to  $0.5 \times GV_{DD}$ , and to track  $GV_{DD}$  DC variations as measured at the receiver. Peak-to-peak noise on  $MV_{REF}$  may not exceed  $\pm 2\%$  of the DC value.
- $V_{TT}$  is not applied directly to the device. It is the supply to which far end signal termination is made and is expected to be equal to  $MV_{REF}$ . This rail must track variations in the DC level of  $MV_{REF}$ .
- Output leakage is measured with all outputs disabled,  $0 \text{ V} \leq V_{OUT} \leq GV_{DD}$ .

Table 14 provides the DDR I/O capacitance when  $GV_{DD}(\text{typ}) = 2.5 \text{ V}$ .

**Table 14. DDR SDRAM Capacitance for  $GV_{DD}(\text{typ}) = 2.5 \text{ V}$**

| Parameter/Condition                     | Symbol    | Min | Max | Unit | Notes |
|---|-----------|-----|-----|------|-------|
| Input/output capacitance: DQ, DQS       | $C_{IO}$  | 6   | 8   | pF   | 1     |
| Delta input/output capacitance: DQ, DQS | $C_{DIO}$ | —   | 0.5 | pF   | 1     |

**Note:**

- This parameter is sampled.  $GV_{DD} = 2.5 \text{ V} \pm 0.125 \text{ V}$ ,  $f = 1 \text{ MHz}$ ,  $T_A = 25^\circ\text{C}$ ,  $V_{OUT} = GV_{DD}/2$ ,  $V_{OUT}$  (peak-to-peak) = 0.2 V.

This table provides the current draw characteristics for  $MV_{REF}$ .

**Table 15. Current Draw Characteristics for  $MV_{REF}$**

| Parameter/Condition         | Symbol      | Min | Max | Unit          | Notes |
|-----------------------------|-------------|-----|-----|---------------|-------|
| Current draw for $MV_{REF}$ | $I_{MVREF}$ | —   | 500 | $\mu\text{A}$ | 1     |

**Note:**

- The voltage regulator for  $MV_{REF}$  must be able to supply up to 500  $\mu\text{A}$  current.

**Table 19. DDR SDRAM Output AC Timing Specifications (continued)**

At recommended operating conditions.

| Parameter         | Symbol <sup>1</sup> | Min  | Max | Unit | Notes |
|-------------------|---------------------|------|-----|------|-------|
| MDQS epilogue end | $t_{DDKHME}$        | -0.6 | 0.6 | ns   | 6     |


**Notes:**

1. The symbols used for timing specifications follow the pattern of  $t_{(first\ two\ letters\ of\ functional\ block)(signal)(state)(reference)(state)}$  for inputs and  $t_{(first\ two\ letters\ of\ functional\ block)(reference)(state)(signal)(state)}$  for outputs. Output hold time can be read as DDR timing (DD) from the rising or falling edge of the reference clock (KH or KL) until the output went invalid (AX or DX). For example,  $t_{DDKHAS}$  symbolizes DDR timing (DD) for the time  $t_{MCK}$  memory clock reference (K) goes from the high (H) state until outputs (A) are setup (S) or output valid time. Also,  $t_{DDKLDX}$  symbolizes DDR timing (DD) for the time  $t_{MCK}$  memory clock reference (K) goes low (L) until data outputs (D) are invalid (X) or data output hold time.
2. All MCK/MCK referenced measurements are made from the crossing of the two signals  $\pm 0.1$  V.
3. ADDR/CMD includes all DDR SDRAM output signals except MCK/MCK,  $\overline{MCS}$ , and MDQ/MECC/MDM/MDQS.
4. Note that  $t_{DDKHMH}$  follows the symbol conventions described in note 1. For example,  $t_{DDKHMH}$  describes the DDR timing (DD) from the rising edge of the MCK[n] clock (KH) until the MDQS signal is valid (MH).  $t_{DDKHMH}$  can be modified through control of the MDQS override bits (called WR\_DATA\_DELAY) in the TIMING\_CFG\_2 register. This is typically set to the same delay as in DDR\_SDRAM\_CLK\_CNTL[CLK\_ADJUST]. The timing parameters listed in the table assume that these 2 parameters have been set to the same adjustment value. See the *MPC8548E PowerQUICC III Integrated Processor Reference Manual* for a description and understanding of the timing modifications enabled by use of these bits.
5. Determined by maximum possible skew between a data strobe (MDQS) and any corresponding bit of data (MDQ), ECC (MECC), or data mask (MDM). The data strobe must be centered inside of the data eye at the pins of the microprocessor.
6. All outputs are referenced to the rising edge of MCK[n] at the pins of the microprocessor. Note that  $t_{DDKHMP}$  follows the symbol conventions described in note 1.

**NOTE**

For the ADDR/CMD setup and hold specifications in [Table 19](#), it is assumed that the clock control register is set to adjust the memory clocks by 1/2 applied cycle.

[Figure 3](#) shows the DDR SDRAM output timing for the MCK to MDQS skew measurement ( $t_{DDKHMH}$ ).



**Figure 3. Timing Diagram for  $t_{DDKHMH}$**

Figure 11 shows the MII transmit AC timing diagram.




Figure 11. MII Transmit AC Timing Diagram

### 8.2.3.2 MII Receive AC Timing Specifications

This table provides the MII receive AC timing specifications.

Table 29. MII Receive AC Timing Specifications

| Parameter/Condition                         | Symbol <sup>1</sup> | Min  | Typ | Max | Unit |
|---|---------------------|------|-----|-----|------|
| RX_CLK clock period 10 Mbps                 | $t_{MRX}^2$         | —    | 400 | —   | ns   |
| RX_CLK clock period 100 Mbps                | $t_{MRX}$           | —    | 40  | —   | ns   |
| RX_CLK duty cycle                           | $t_{MRXH}/t_{MRX}$  | 35   | —   | 65  | %    |
| RXD[3:0], RX_DV, RX_ER setup time to RX_CLK | $t_{MRDVKH}$        | 10.0 | —   | —   | ns   |
| RXD[3:0], RX_DV, RX_ER hold time to RX_CLK  | $t_{MRDXKH}$        | 10.0 | —   | —   | ns   |
| RX_CLK clock rise (20%–80%)                 | $t_{MRXR}^2$        | 1.0  | —   | 4.0 | ns   |
| RX_CLK clock fall time (80%–20%)            | $t_{MRXF}^2$        | 1.0  | —   | 4.0 | ns   |

**Notes:**

- The symbols used for timing specifications follow the pattern of  $t_{(\text{first two letters of functional block})(\text{signal})(\text{state})(\text{reference})(\text{state})}$  for inputs and  $t_{(\text{first two letters of functional block})(\text{reference})(\text{state})(\text{signal})(\text{state})}$  for outputs. For example,  $t_{MRDVKH}$  symbolizes MII receive timing (MR) with respect to the time data input signals (D) reach the valid state (V) relative to the  $t_{MRX}$  clock reference (K) going to the high (H) state or setup time. Also,  $t_{MRDXKL}$  symbolizes MII receive timing (GR) with respect to the time data input signals (D) went invalid (X) relative to the  $t_{MRX}$  clock reference (K) going to the low (L) state or hold time. Note that, in general, the clock reference symbol representation is based on three letters representing the clock of a particular functional. For example, the subscript of  $t_{MRX}$  represents the MII (M) receive (RX) clock. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).
- Guaranteed by design.

Figure 12 provides the AC test load for eTSEC.




Figure 12. eTSEC AC Test Load

**Table 37. MII Management AC Timing Specifications (continued)**


At recommended operating conditions with  $OV_{DD}$  is  $3.3\text{ V} \pm 5\%$ .

| Parameter     | Symbol <sup>1</sup> | Min | Typ | Max | Unit | Notes |
|---------------|---------------------|-----|-----|-----|------|-------|
| MDC fall time | $t_{MDHF}$          | —   |     | 10  | ns   | 4     |

**Notes:**

- The symbols used for timing specifications follow the pattern of  $t_{(\text{first two letters of functional block})(\text{signal})(\text{state})(\text{reference})(\text{state})}$  for inputs and  $t_{(\text{first two letters of functional block})(\text{reference})(\text{state})(\text{signal})(\text{state})}$  for outputs. For example,  $t_{MDKHDX}$  symbolizes management data timing (MD) for the time  $t_{MDC}$  from clock reference (K) high (H) until data outputs (D) are invalid (X) or data hold time. Also,  $t_{MDDVKH}$  symbolizes management data timing (MD) with respect to the time data input signals (D) reach the valid state (V) relative to the  $t_{MDC}$  clock reference (K) going to the high (H) state or setup time. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).
- This parameter is dependent on the eTSEC system clock speed, which is half of the Platform Frequency ( $f_{CCB}$ ). The actual ECn\_MDC output clock frequency for a specific eTSEC port can be programmed by configuring the MgmtClk bit field of device's MIIMCFG register, based on the platform (CCB) clock running for the device. The formula is: Platform Frequency (CCB)  $\div$  (2  $\times$  Frequency Divider determined by MIIMCFG[MgmtClk] encoding selection). For example, if MIIMCFG[MgmtClk] = 000 and the platform (CCB) is currently running at 533 MHz,  $f_{MDC} = 533 \div (2 \times 4 \times 8) = 533 \div 64 = 8.3\text{ MHz}$ . That is, for a system running at a particular platform frequency ( $f_{CCB}$ ), the ECn\_MDC output clock frequency can be programmed between maximum  $f_{MDC} = f_{CCB} \div 64$  and minimum  $f_{MDC} = f_{CCB} \div 448$ . See 14.5.3.6.6, "MII Management Configuration Register (MIIMCFG)," in the MPC8548E PowerQUICC™ III Integrated Processor Family Reference Manual for more detail.
- The maximum ECn\_MDC output clock frequency is defined based on the maximum platform frequency for device (533 MHz) divided by 64, while the minimum ECn\_MDC output clock frequency is defined based on the minimum platform frequency for device (333 MHz) divided by 448, following the formula described in Note 2 above.
- Guaranteed by design.
- $t_{CCB}$  is the platform (CCB) clock period.

Figure 21 shows the MII management AC timing diagram.



**Figure 21. MII Management Interface Timing Diagram**

Table 46. I<sup>2</sup>C AC Electrical Specifications (continued)

| Parameter   | Symbol <sup>1</sup> | Min                  | Max | Unit | Notes |
|---|---------------------|----------------------|-----|------|-------|
| Noise margin at the LOW level for each connected device (including hysteresis)  | $V_{NL}$            | $0.1 \times OV_{DD}$ | —   | V    | —     |
| Noise margin at the HIGH level for each connected device (including hysteresis) | $V_{NH}$            | $0.2 \times OV_{DD}$ | —   | V    | —     |


**Notes:**

- The symbols used for timing specifications follow the pattern of  $t_{(\text{first two letters of functional block})(\text{signal})(\text{state})(\text{reference})(\text{state})}$  for inputs and  $t_{(\text{first two letters of functional block})(\text{reference})(\text{state})(\text{signal})(\text{state})}$  for outputs. For example,  $t_{I2DVKH}$  symbolizes I<sup>2</sup>C timing (I2) with respect to the time data input signals (D) reach the valid state (V) relative to the  $t_{I2C}$  clock reference (K) going to the high (H) state or setup time. Also,  $t_{I2SXKL}$  symbolizes I<sup>2</sup>C timing (I2) for the time that the data with respect to the start condition (S) went invalid (X) relative to the  $t_{I2C}$  clock reference (K) going to the low (L) state or hold time. Also,  $t_{I2PVKH}$  symbolizes I<sup>2</sup>C timing (I2) for the time that the data with respect to the stop condition (P) reaching the valid state (V) relative to the  $t_{I2C}$  clock reference (K) going to the high (H) state or setup time. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).
- As a transmitter, the device provides a delay time of at least 300 ns for the SDA signal (see the  $V_{IH}(\text{min})$  of the SCL signal) to bridge the undefined region of the falling edge of SCL to avoid unintended generation of Start or Stop condition. When the device acts as the I<sup>2</sup>C bus master while transmitting, the device drives both SCL and SDA. As long as the load on SCL and SDA are balanced, the device would not cause unintended generation of Start or Stop condition. Therefore, the 300 ns SDA output delay time is not a concern. If, under some rare condition, the 300 ns SDA output delay time is required for the device as a transmitter, the following setting is recommended for the FDR bit field of the I2CFDR register to ensure both the desired I<sup>2</sup>C SCL clock frequency and SDA output delay time are achieved, assuming that the desired I<sup>2</sup>C SCL clock frequency is 400 kHz and the Digital Filter Sampling Rate Register (I2CDFSRR) is programmed with its default setting of 0x10 (decimal 16):

|   |         |         |         |         |
|---|---------|---------|---------|---------|
| I <sup>2</sup> C source clock frequency         | 333 MHz | 266 MHz | 200 MHz | 133 MHz |
| FDR bit setting                                 | 0x2A    | 0x05    | 0x26    | 0x00    |
| Actual FDR divider selected                     | 896     | 704     | 512     | 384     |
| Actual I <sup>2</sup> C SCL frequency generated | 371 kHz | 378 kHz | 390 kHz | 346 kHz |

For the detail of I<sup>2</sup>C frequency calculation, see *Determining the I<sup>2</sup>C Frequency Divider Ratio for SCL* (AN2919). Note that the I<sup>2</sup>C source clock frequency is half of the CCB clock frequency for the device.
- The maximum  $t_{I2DXKL}$  has only to be met if the device does not stretch the LOW period ( $t_{I2CL}$ ) of the SCL signal.
- Guaranteed by design.

Figure 33 provides the AC test load for the I<sup>2</sup>C.

Figure 33. I<sup>2</sup>C AC Test Load

## 16 High-Speed Serial Interfaces (HSSI)

The device features one Serializer/Deserializer (SerDes) interface to be used for high-speed serial interconnect applications. The SerDes interface can be used for PCI Express and/or serial RapidIO data transfers.

This section describes the common portion of SerDes DC electrical specifications, which is the DC requirement for SerDes reference clocks. The SerDes data lane's transmitter and receiver reference circuits are also shown.

### 16.1 Signal Terms Definition

The SerDes utilizes differential signaling to transfer data across the serial link. This section defines terms used in the description and specification of differential signals.

Figure 38 shows how the signals are defined. For illustration purpose, only one SerDes lane is used for the description. The figure shows a waveform for either a transmitter output ( $SD\_TX$  and  $\overline{SD\_TX}$ ) or a receiver input ( $SD\_RX$  and  $\overline{SD\_RX}$ ). Each signal swings between A volts and B volts where  $A > B$ .

Using this waveform, the definitions are as follows. To simplify the illustration, the following definitions assume that the SerDes transmitter and receiver operate in a fully symmetrical differential signaling environment.

- **Single-ended swing**  
The transmitter output signals and the receiver input signals  $SD\_TX$ ,  $\overline{SD\_TX}$ ,  $SD\_RX$  and  $\overline{SD\_RX}$  each have a peak-to-peak swing of  $A - B$  volts. This is also referred as each signal wire's single-ended swing.
- **Differential output voltage,  $V_{OD}$  (or differential output swing):**  
The differential output voltage (or swing) of the transmitter,  $V_{OD}$ , is defined as the difference of the two complimentary output voltages:  $V_{SD\_TX} - V_{\overline{SD\_TX}}$ . The  $V_{OD}$  value can be either positive or negative.
- **Differential input voltage,  $V_{ID}$  (or differential input swing):**  
The differential input voltage (or swing) of the receiver,  $V_{ID}$ , is defined as the difference of the two complimentary input voltages:  $V_{SD\_RX} - V_{\overline{SD\_RX}}$ . The  $V_{ID}$  value can be either positive or negative.
- **Differential peak voltage,  $V_{DIFFp}$**   
The peak value of the differential transmitter output signal or the differential receiver input signal is defined as differential peak voltage,  $V_{DIFFp} = |A - B|$  volts.
- **Differential peak-to-peak,  $V_{DIFFp-p}$**   
Because the differential output signal of the transmitter and the differential input signal of the receiver each range from  $A - B$  to  $-(A - B)$  volts, the peak-to-peak value of the differential transmitter output signal or the differential receiver input signal is defined as differential peak-to-peak voltage,  $V_{DIFFp-p} = 2 \times V_{DIFFp} = 2 \times |A - B|$  volts, which is twice of differential swing in amplitude, or twice of the differential peak. For example, the output differential peak-to-peak voltage can also be calculated as  $V_{TX-DIFFp-p} = 2 \times |V_{OD}|$ .
- **Common mode voltage,  $V_{cm}$**   
The common mode voltage is equal to one half of the sum of the voltages between each conductor

to AC-coupling. Its value could be ranged from 140 to 240  $\Omega$  depending on the clock driver vendor's requirement. R2 is used together with the SerDes reference clock receiver's 50- $\Omega$  termination resistor to attenuate the LVPECL output's differential peak level such that it meets the SerDes reference clock's differential input amplitude requirement (between 200 and 800 mV differential peak). For example, if the LVPECL output's differential peak is 900 mV and the desired SerDes reference clock input amplitude is selected as 600 mV, the attenuation factor is 0.67, which requires  $R2 = 25 \Omega$ . Consult a clock driver chip manufacturer to verify whether this connection scheme is compatible with a particular clock driver chip.




Figure 45. AC-Coupled Differential Connection with LVPECL Clock Driver (Reference Only)

Figure 46 shows the SerDes reference clock connection reference circuits for a single-ended clock driver. It assumes the DC levels of the clock driver are compatible with the SerDes reference clock input's DC requirement.




Figure 46. Single-Ended Connection (Reference Only)

Table 56. Differential Transmitter (TX) Output Specifications (continued)

| Symbol                     | Parameter  | Min | Nom | Max        | Unit     | Comments   |
|----------------------------|--|-----|-----|------------|----------|--|
| $V_{TX-DC-CM}$             | The TX DC common mode voltage  | 0   | —   | 3.6        | V        | The allowed DC common mode voltage under any conditions. See Note 6.   |
| $I_{TX-SHORT}$             | TX short circuit current limit   | —   | —   | 90         | mA       | The total current the transmitter can provide when shorted to its ground   |
| $T_{TX-IDLE-MIN}$          | Minimum time spent in electrical idle  | 50  | —   |            | UI       | Minimum time a transmitter must be in electrical idle utilized by the receiver to start looking for an electrical idle exit after successfully receiving an electrical idle ordered set  |
| $T_{TX-IDLE-SET-TO-IDLE}$  | Maximum time to transition to a valid electrical idle after sending an electrical idle ordered set | —   | —   | 20         | UI       | After sending an electrical idle ordered set, the transmitter must meet all electrical idle specifications within this time. This is considered a debounce time for the transmitter to meet electrical idle after transitioning from L0. |
| $T_{TX-IDLE-TO-DIFF-DATA}$ | Maximum time to transition to valid TX specifications after leaving an electrical idle condition   | —   | —   | 20         | UI       | Maximum time to meet all TX specifications when transitioning from electrical idle to sending differential data. This is considered a debounce time for the TX to meet all TX specifications after leaving electrical idle               |
| $RL_{TX-DIFF}$             | Differential return loss   | 12  | —   | —          | dB       | Measured over 50 MHz to 1.25 GHz. See Note 4.  |
| $RL_{TX-CM}$               | Common mode return loss  | 6   | —   | —          | dB       | Measured over 50 MHz to 1.25 GHz. See Note 4.  |
| $Z_{TX-DIFF-DC}$           | DC differential TX impedance   | 80  | 100 | 120        | $\Omega$ | TX DC differential mode low impedance  |
| $Z_{TX-DC}$                | Transmitter DC impedance   | 40  | —   | —          | $\Omega$ | Required TX D+ as well as D– DC impedance during all states  |
| $L_{TX-SKEW}$              | Lane-to-lane output skew   | —   | —   | 500 + 2 UI | ps       | Static skew between any two transmitter lanes within a single Link   |
| $C_{TX}$                   | AC coupling capacitor  | 75  | —   | 200        | nF       | All transmitters shall be AC coupled. The AC coupling is required either within the media or within the transmitting component itself. See note 8.   |

Table 56. Differential Transmitter (TX) Output Specifications (continued)

| Symbol                 | Parameter                | Min | Nom | Max | Unit | Comments   |
|------------------------|--------------------------|-----|-----|-----|------|--|
| $T_{\text{crosslink}}$ | Crosslink random timeout | 0   | —   | 1   | ms   | This random timeout helps resolve conflicts in crosslink configuration by eventually resulting in only one downstream and one upstream port. See Note 7. |

**Notes:**

1. No test load is necessarily associated with this value.
2. Specified at the measurement point into a timing and voltage compliance test load as shown in Figure 50 and measured over any 250 consecutive TX UIs. (Also see the transmitter compliance eye diagram shown in Figure 48.)
3. A  $T_{\text{TX-EYE}} = 0.70$  UI provides for a total sum of deterministic and random jitter budget of  $T_{\text{TX-JITTER-MAX}} = 0.30$  UI for the transmitter collected over any 250 consecutive TX UIs. The  $T_{\text{TX-EYE-MEDIAN-to-MAX-JITTER}}$  median is less than half of the total TX jitter budget collected over any 250 consecutive TX UIs. Note that the median is not the same as the mean. The jitter median describes the point in time where the number of jitter points on either side is approximately equal as opposed to the averaged time value.
4. The transmitter input impedance shall result in a differential return loss greater than or equal to 12 dB and a common mode return loss greater than or equal to 6 dB over a frequency range of 50 MHz to 1.25 GHz. This input impedance requirement applies to all valid input levels. The reference impedance for return loss measurements is 50  $\Omega$  to ground for both the D+ and D– line (that is, as measured by a vector network analyzer with 50- $\Omega$  probes—see Figure 50). Note that the series capacitors  $C_{\text{TX}}$  is optional for the return loss measurement.
5. Measured between 20%–80% at transmitter package pins into a test load as shown in Figure 50 for both  $V_{\text{TX-D+}}$  and  $V_{\text{TX-D-}}$ .
6. See Section 4.3.1.8 of the *PCI Express Base Specifications Rev 1.0a*.
7. See Section 4.2.6.3 of the *PCI Express Base Specifications Rev 1.0a*.
8. MPC8548E SerDes transmitter does not have CTX built in. An external AC coupling capacitor is required.

## 17.4.2 Transmitter Compliance Eye Diagrams

The TX eye diagram in Figure 48 is specified using the passive compliance/test measurement load (see Figure 50) in place of any real PCI Express interconnect +RX component.

There are two eye diagrams that must be met for the transmitter. Both eye diagrams must be aligned in time using the jitter median to locate the center of the eye diagram. The different eye diagrams differ in voltage depending whether it is a transition bit or a de-emphasized bit. The exact reduced voltage level of the de-emphasized bit is always relative to the transition bit.

The eye diagram must be valid for any 250 consecutive UIs.

A recovered TX UI is calculated over 3500 consecutive unit intervals of sample data. The eye diagram is created using all edges of the 250 consecutive UI in the center of the 3500 UI used for calculating the TX UI.

### NOTE

It is recommended that the recovered TX UI is calculated using all edges in the 3500 consecutive UI interval with a fit algorithm using a minimization merit function (for example, least squares and median deviation fits).

Table 63. Long Run Transmitter AC Timing Specifications—2.5 GBaud

| Characteristic              | Symbol       | Range |      | Unit   | Notes  |
|-----------------------------|--------------|-------|------|--------|--|
|                             |              | Min   | Max  |        |  |
| Output voltage              | $V_O$        | -0.40 | 2.30 | V      | Voltage relative to COMMON of either signal comprising a differential pair |
| Differential output voltage | $V_{DIFFPP}$ | 800   | 1600 | mVp-p  | —  |
| Deterministic jitter        | $J_D$        | —     | 0.17 | UI p-p | —  |
| Total jitter                | $J_T$        | —     | 0.35 | UI p-p | —  |
| Multiple output skew        | $S_{MO}$     | —     | 1000 | ps     | Skew at the transmitter output between lanes of a multilane link           |
| Unit interval               | UI           | 400   | 400  | ps     | $\pm 100$ ppm  |

Table 64. Long Run Transmitter AC Timing Specifications—3.125 GBaud

| Characteristic              | Symbol       | Range |      | Unit   | Notes  |
|-----------------------------|--------------|-------|------|--------|--|
|                             |              | Min   | Max  |        |  |
| Output voltage              | $V_O$        | -0.40 | 2.30 | V      | Voltage relative to COMMON of either signal comprising a differential pair |
| Differential output voltage | $V_{DIFFPP}$ | 800   | 1600 | mVp-p  | —  |
| Deterministic jitter        | $J_D$        | —     | 0.17 | UI p-p | —  |
| Total jitter                | $J_T$        | —     | 0.35 | UI p-p | —  |
| Multiple output skew        | $S_{MO}$     | —     | 1000 | ps     | Skew at the transmitter output between lanes of a multilane link           |
| Unit interval               | UI           | 320   | 320  | ps     | $\pm 100$ ppm  |


For each baud rate at which an LP-serial transmitter is specified to operate, the output eye pattern of the transmitter shall fall entirely within the unshaded portion of the transmitter output compliance mask shown in [Figure 52](#) with the parameters specified in [Table 65](#) when measured at the output pins of the device and the device is driving a  $100\text{-}\Omega \pm 5\%$  differential resistive load. The output eye pattern of an LP-serial

**Table 68. Receiver AC Timing Specifications—3.125 GBaud**

| Characteristic                                     | Symbol   | Range |            | Unit   | Notes  |
|--|----------|-------|------------|--------|--|
|  |          | Min   | Max        |        |  |
| Differential input voltage                         | $V_{IN}$ | 200   | 1600       | mVp-p  | Measured at receiver   |
| Deterministic jitter tolerance                     | $J_D$    | 0.37  | —          | UI p-p | Measured at receiver   |
| Combined deterministic and random jitter tolerance | $J_{DR}$ | 0.55  | —          | UI p-p | Measured at receiver   |
| Total jitter tolerance <sup>1</sup>                | $J_T$    | 0.65  | —          | UI p-p | Measured at receiver   |
| Multiple input skew                                | $S_{MI}$ | —     | 22         | ns     | Skew at the receiver input between lanes of a multilane link |
| Bit error rate                                     | BER      | —     | $10^{-12}$ |        | —  |
| Unit interval                                      | UI       | 320   | 320        | ps     | $\pm 100$ ppm  |

**Note:**

1. Total jitter is composed of three components, deterministic jitter, random jitter and single frequency sinusoidal jitter. The sinusoidal jitter may have any amplitude and frequency in the unshaded region of Figure 53. The sinusoidal jitter component is included to ensure margin for low frequency jitter, wander, noise, crosstalk and other variable system effects.



**Figure 53. Single Frequency Sinusoidal Jitter Limits**

**Notes:**

1. All dimensions are in millimeters.
2. Dimensioning and tolerancing per ASME Y14.5M-1994.
3. Maximum solder ball diameter measured parallel to datum A.
4. Datum A, the seating plane, is determined by the spherical crowns of the solder balls.
5. Parallelism measurement shall exclude any effect of mark on top surface of package.
6. All dimensions are symmetric across the package center lines unless dimensioned otherwise.

Table 71. MPC8548E Pinout Listing (continued)

| Signal                | Package Pin Number | Pin Type                                    | Power Supply   | Notes |
|-----------------------|--------------------|---|----------------|-------|
| SENSEVSS              | M16                | —   | —              | 13    |
| <b>Analog Signals</b> |                    |   |                |       |
| MVREF                 | A18                | I<br>Reference<br>voltage signal<br>for DDR | MVREF          | —     |
| SD_IMP_CAL_RX         | L28                | I   | 200Ω to<br>GND | —     |
| SD_IMP_CAL_TX         | AB26               | I   | 100Ω to<br>GND | —     |
| SD_PLL_TPA            | U26                | O   | —              | 24    |

**Notes:**

1. All multiplexed signals are listed only once and do not re-occur. For example,  $\overline{\text{LCS5/DMA\_REQ2}}$  is listed only once in the local bus controller section, and is not mentioned in the DMA section even though the pin also functions as  $\overline{\text{DMA\_REQ2}}$ .
2. Recommend a weak pull-up resistor (2–10 kΩ) be placed on this pin to  $\text{OV}_{\text{DD}}$ .
3. A valid clock must be provided at POR if  $\text{TSEC4\_TXD}[2]$  is set = 1.
4. This pin is an open drain signal.
5. This pin is a reset configuration pin. It has a weak internal pull-up P-FET which is enabled only when the processor is in the reset state. This pull-up is designed such that it can be overpowered by an external 4.7-kΩ pull-down resistor. However, if the signal is intended to be high after reset, and if there is any device on the net which might pull down the value of the net at reset, then a pullup or active driver is needed.
6. Treat these pins as no connects (NC) unless using debug address functionality.
7. The value of  $\text{LA}[28:31]$  during reset sets the CCB clock to  $\text{SYSCLK PLL}$  ratio. These pins require 4.7-kΩ pull-up or pull-down resistors. See [Section 20.2, “CCB/SYSCLK PLL Ratio.”](#)
8. The value of  $\text{LALE}$ ,  $\text{LGPL2}$ , and  $\text{LBCTL}$  at reset set the e500 core clock to CCB clock PLL ratio. These pins require 4.7-kΩ pull-up or pull-down resistors. See the [Section 20.3, “e500 Core PLL Ratio.”](#)
9. Functionally, this pin is an output, but structurally it is an I/O because it either samples configuration input during reset or because it has other manufacturing test functions. This pin therefore is described as an I/O for boundary scan.
10. This pin functionally requires a pull-up resistor, but during reset it is a configuration input that controls 32- vs. 64-bit PCI operation. Therefore, it must be actively driven low during reset by reset logic if the device is to be configured to be a 64-bit PCI device. See the *PCI Specification*.
11. This output is actively driven during reset rather than being three-stated during reset.
12. These JTAG pins have weak internal pull-up P-FETs that are always enabled.
13. These pins are connected to the  $\text{V}_{\text{DD}}/\text{GND}$  planes internally and may be used by the core power supply to improve tracking and regulation.
14. Internal thermally sensitive resistor.
15. No connections must be made to these pins if they are not used.
16. These pins are not connected for any use.
17. PCI specifications recommend that a weak pull-up resistor (2–10 kΩ) be placed on the higher order pins to  $\text{OV}_{\text{DD}}$  when using 64-bit buffer mode (pins  $\text{PCI\_AD}[63:32]$  and  $\text{PCI1\_C\_BE}[7:4]$ ).
19. If this pin is connected to a device that pulls down during reset, an external pull-up is required to drive this pin to a safe state during reset.
20. This pin is only an output in FIFO mode when used as Rx flow control.
24. Do not connect.

Table 72. MPC8547E Pinout Listing (continued)

| Signal  | Package Pin Number   | Pin Type | Power Supply     | Notes     |
|---|--|----------|------------------|-----------|
| <b>Local Bus Controller Interface</b>           |  |          |                  |           |
| LAD[0:31]                                       | E27, B20, H19, F25, A20, C19, E28, J23, A25, K22, B28, D27, D19, J22, K20, D28, D25, B25, E22, F22, F21, C25, C22, B23, F20, A23, A22, E19, A21, D21, F19, B21 | I/O      | BV <sub>DD</sub> | —         |
| LDP[0:3]  | K21, C28, B26, B22   | I/O      | BV <sub>DD</sub> | —         |
| LA[27]  | H21  | O        | BV <sub>DD</sub> | 5, 9      |
| LA[28:31]                                       | H20, A27, D26, A28   | O        | BV <sub>DD</sub> | 5, 7, 9   |
| $\overline{\text{LCS}}[0:4]$                    | J25, C20, J24, G26, A26  | O        | BV <sub>DD</sub> | —         |
| $\overline{\text{LCS5/DMA\_DREQ2}}$             | D23  | I/O      | BV <sub>DD</sub> | 1         |
| $\overline{\text{LCS6/DMA\_DACK2}}$             | G20  | O        | BV <sub>DD</sub> | 1         |
| $\overline{\text{LCS7/DMA\_DDONE2}}$            | E21  | O        | BV <sub>DD</sub> | 1         |
| $\overline{\text{LWE0/LBS0/LSDDQM}}[0]$         | G25  | O        | BV <sub>DD</sub> | 5, 9      |
| $\overline{\text{LWE1/LBS1/LSDDQM}}[1]$         | C23  | O        | BV <sub>DD</sub> | 5, 9      |
| $\overline{\text{LWE2/LBS2/LSDDQM}}[2]$         | J21  | O        | BV <sub>DD</sub> | 5, 9      |
| $\overline{\text{LWE3/LBS3/LSDDQM}}[3]$         | A24  | O        | BV <sub>DD</sub> | 5, 9      |
| LALE  | H24  | O        | BV <sub>DD</sub> | 5, 8, 9   |
| LBCTL   | G27  | O        | BV <sub>DD</sub> | 5, 8, 9   |
| LGPL0/LSDA10                                    | F23  | O        | BV <sub>DD</sub> | 5, 9      |
| LGPL1/ $\overline{\text{LSDWE}}$                | G22  | O        | BV <sub>DD</sub> | 5, 9      |
| LGPL2/ $\overline{\text{LOE/LSDRAS}}$           | B27  | O        | BV <sub>DD</sub> | 5, 8, 9   |
| LGPL3/ $\overline{\text{LSDCAS}}$               | F24  | O        | BV <sub>DD</sub> | 5, 9      |
| LGPL4/ $\overline{\text{LGT\AA/LUPWAIT/LPBSE}}$ | H23  | I/O      | BV <sub>DD</sub> | —         |
| LGPL5   | E26  | O        | BV <sub>DD</sub> | 5, 9      |
| LCKE  | E24  | O        | BV <sub>DD</sub> | —         |
| LCLK[0:2]                                       | E23, D24, H22  | O        | BV <sub>DD</sub> | —         |
| LSYNC_IN  | F27  | I        | BV <sub>DD</sub> | —         |
| LSYNC_OUT                                       | F28  | O        | BV <sub>DD</sub> | —         |
| <b>DMA</b>                                      |  |          |                  |           |
| $\overline{\text{DMA\_DACK}}[0:1]$              | AD3, AE1   | O        | OV <sub>DD</sub> | 5, 9, 107 |
| $\overline{\text{DMA\_DREQ}}[0:1]$              | AD4, AE2   | I        | OV <sub>DD</sub> | —         |
| $\overline{\text{DMA\_DDONE}}[0:1]$             | AD2, AD1   | O        | OV <sub>DD</sub> | —         |
| <b>Programmable Interrupt Controller</b>        |  |          |                  |           |
| $\overline{\text{UDE}}$                         | AH16   | I        | OV <sub>DD</sub> | —         |
| $\overline{\text{MCP}}$                         | AG19   | I        | OV <sub>DD</sub> | —         |

Table 72. MPC8547E Pinout Listing (continued)

| Signal                          | Package Pin Number   | Pin Type  | Power Supply     | Notes     |
|---------------------------------|--|---|------------------|-----------|
| <b>DFT</b>                      |  |   |                  |           |
| L1_TSTCLK                       | AC25   | I   | OV <sub>DD</sub> | 25        |
| L2_TSTCLK                       | AE22   | I   | OV <sub>DD</sub> | 25        |
| $\overline{\text{LSSD\_MODE}}$  | AH20   | I   | OV <sub>DD</sub> | 25        |
| $\overline{\text{TEST\_SEL}}$   | AH14   | I   | OV <sub>DD</sub> | 25        |
| <b>Thermal Management</b>       |  |   |                  |           |
| THERM0                          | AG1  | —   | —                | 14        |
| THERM1                          | AH1  | —   | —                | 14        |
| <b>Power Management</b>         |  |   |                  |           |
| ASLEEP                          | AH18   | O   | OV <sub>DD</sub> | 9, 19, 29 |
| <b>Power and Ground Signals</b> |  |   |                  |           |
| GND                             | A11, B7, B24, C1, C3, C5, C12, C15, C26, D8, D11, D16, D20, D22, E1, E5, E9, E12, E15, E17, F4, F26, G12, G15, G18, G21, G24, H2, H6, H8, H28, J4, J12, J15, J17, J27, K7, K9, K11, K27, L3, L5, L12, L16, N11, N13, N15, N17, N19, P4, P9, P12, P14, P16, P18, R11, R13, R15, R17, R19, T4, T12, T14, T16, T18, U8, U11, U13, U15, U17, U19, V4, V12, V18, W6, W19, Y4, Y9, Y11, Y19, AA6, AA14, AA17, AA22, AA23, AB4, AC2, AC11, AC19, AC26, AD5, AD9, AD22, AE3, AE14, AF6, AF10, AF13, AG8, AG27, K28, L24, L26, N24, N27, P25, R28, T24, T26, U24, V25, W28, Y24, Y26, AA24, AA27, AB25, AC28, L21, L23, N22, P20, R23, T21, U22, V20, W23, Y21, U27 | —   | —                | —         |
| OV <sub>DD</sub>                | V16, W11, W14, Y18, AA13, AA21, AB11, AB17, AB24, AC4, AC9, AC21, AD6, AD13, AD17, AD19, AE10, AE8, AE24, AF4, AF12, AF22, AF27, AG26  | Power for PCI and other standards (3.3 V)               | OV <sub>DD</sub> | —         |
| LV <sub>DD</sub>                | N8, R7, T9, U6   | Power for TSEC1 and TSEC2 (2.5 V, 3.3 V)                | LV <sub>DD</sub> | —         |
| TV <sub>DD</sub>                | W9, Y6   | Power for TSEC3 and TSEC4 (2.5 V, 3.3 V)                | TV <sub>DD</sub> | —         |
| GV <sub>DD</sub>                | B3, B11, C7, C9, C14, C17, D4, D6, D10, D15, E2, E8, E11, E18, F5, F12, F16, G3, G7, G9, G11, H5, H12, H15, H17, J10, K3, K12, K16, K18, L6, M4, M8, M13   | Power for DDR1 and DDR2 DRAM I/O voltage (1.8 V, 2.5 V) | GV <sub>DD</sub> | —         |

Table 73. MPC8545E Pinout Listing (continued)

| Signal                | Package Pin Number   | Pin Type  | Power Supply     | Notes |
|-----------------------|--|---|------------------|-------|
| GV <sub>DD</sub>      | B3, B11, C7, C9, C14, C17, D4, D6, D10, D15, E2, E8, E11, E18, F5, F12, F16, G3, G7, G9, G11, H5, H12, H15, H17, J10, K3, K12, K16, K18, L6, M4, M8, M13 | Power for DDR1 and DDR2 DRAM I/O voltage (1.8 V, 2.5 V) | GV <sub>DD</sub> | —     |
| BV <sub>DD</sub>      | C21, C24, C27, E20, E25, G19, G23, H26, J20  | Power for local bus (1.8 V, 2.5 V, 3.3 V)               | BV <sub>DD</sub> | —     |
| V <sub>DD</sub>       | M19, N12, N14, N16, N18, P11, P13, P15, P17, P19, R12, R14, R16, R18, T11, T13, T15, T17, T19, U12, U14, U16, U18, V17, V19                              | Power for core (1.1 V)                                  | V <sub>DD</sub>  | —     |
| SV <sub>DD</sub>      | L25, L27, M24, N28, P24, P26, R24, R27, T25, V24, V26, W24, W27, Y25, AA28, AC27   | Core power for SerDes transceivers (1.1 V)              | SV <sub>DD</sub> | —     |
| XV <sub>DD</sub>      | L20, L22, N23, P21, R22, T20, U23, V21, W22, Y20   | Pad power for SerDes transceivers (1.1 V)               | XV <sub>DD</sub> | —     |
| AVDD_LBIU             | J28  | Power for local bus PLL (1.1 V)                         | —                | 26    |
| AVDD_PCI1             | AH21   | Power for PCI1 PLL (1.1 V)                              | —                | 26    |
| AVDD_PCI2             | AH22   | Power for PCI2 PLL (1.1 V)                              | —                | 26    |
| AVDD_CORE             | AH15   | Power for e500 PLL (1.1 V)                              | —                | 26    |
| AVDD_PLAT             | AH19   | Power for CCB PLL (1.1 V)                               | —                | 26    |
| AVDD_SRDS             | U25  | Power for SRDSPLL (1.1 V)                               | —                | 26    |
| SENSEVDD              | M14  | O   | V <sub>DD</sub>  | 13    |
| SENSEVSS              | M16  | —   | —                | 13    |
| <b>Analog Signals</b> |  |   |                  |       |
| MVREF                 | A18  | I Reference voltage signal for DDR                      | MVREF            | —     |

Table 74. MPC8543E Pinout Listing (continued)

| Signal                | Package Pin Number | Pin Type                                       | Power Supply                         | Notes |
|-----------------------|--------------------|--|--------------------------------------|-------|
| SENSEVSS              | M16                | —  | —                                    | 13    |
| <b>Analog Signals</b> |                    |  |                                      |       |
| MVREF                 | A18                | I<br>Reference<br>voltage<br>signal for<br>DDR | MVREF                                | —     |
| SD_IMP_CAL_RX         | L28                | I  | 200 $\Omega$ ( $\pm 1\%$ )<br>to GND | —     |
| SD_IMP_CAL_TX         | AB26               | I  | 100 $\Omega$ ( $\pm 1\%$ )<br>to GND | —     |
| SD_PLL_TPA            | U26                | O  | AVDD_SRDS                            | 24    |

**Note:** All note references in this table use the same numbers as those for [Table 71](#). See [Table 71](#) for the meanings of these notes.

Table 87. Part Numbering Nomenclature (continued)

| MPC          | nnnnn           | t                                       | pp   | ff   | c              | r  |
|--------------|-----------------|---|--|--|----------------|--|
| Product Code | Part Identifier | Temperature                             | Package <sup>1, 2, 3</sup>                                       | Processor Frequency <sup>4</sup>   | Core Frequency | Silicon Version  |
| MPC          | 8545E           | Blank = 0 to 105°C<br>C = -40° to 105°C | HX = CBGA<br>VU = Pb-free CBGA<br>PX = PBGA<br>VT = Pb-free PBGA | AT = 1200<br>AQ = 1000<br>AN = 800   | G = 400        | Blank = Ver. 2.0<br>(SVR = 0x80390220)<br>A = Ver. 2.1.1<br>B = Ver. 2.1.2<br>D = Ver. 3.1.x<br>(SVR = 0x80390231) |
|              | 8545            |   |  |  |                | Blank = Ver. 2.0<br>(SVR = 0x80310220)<br>A = Ver. 2.1.1<br>B = Ver. 2.1.2<br>D = Ver. 3.1.x<br>(SVR = 0x80310231) |
|              | 8543E           |   |  | AQ = 1000<br>AN = 800  |                | Blank = Ver. 2.0<br>(SVR = 0x803A0020)<br>A = Ver. 2.1.1<br>B = Ver. 2.1.2<br>D = Ver. 3.1.x<br>(SVR = 0x803A0031) |
|              | 8543            |   |  | Blank = Ver. 2.0<br>(SVR = 0x80320020)<br>A = Ver. 2.1.1<br>B = Ver. 2.1.2<br>D = Ver. 3.1.x<br>(SVR = 0x80320031) |                |  |

**Notes:**

- See Section 19, "Package Description," for more information on available package types.
- The HiCTE FC-CBGA package is available on only Version 2.0 of the device.
- The FC-PBGA package is available on only Version 2.1.1, 2.1.2, and 2.1.3 of the device.
- Processor core frequencies supported by parts addressed by this specification only. Not all parts described in this specification support all core frequencies. Additionally, parts addressed by part number specifications may support other maximum core frequencies.
- This speed available only for silicon Version 2.1.1, 2.1.2, and 2.1.3.

Table 88. Document Revision History (continued)

| Rev. Number | Date    | Substantive Change(s)  |
|-------------|---------|--|
| 4           | 04/2009 | <ul style="list-style-type: none"> <li>In <a href="#">Table 1</a>, “Absolute Maximum Ratings <sup>1</sup>,” and in <a href="#">Table 2</a>, “Recommended Operating Conditions,” moved text, “MII management voltage” from LV<sub>DD</sub>/TV<sub>DD</sub> to OV<sub>DD</sub>, added “Ethernet management” to OV<sub>DD</sub> row of input voltage section.</li> <li>In <a href="#">Table 5</a>, “SYSCLK AC Timing Specifications,” added notes 7 and 8 to SYSCLK frequency and cycle time.</li> <li>In <a href="#">Table 36</a>, “MII Management DC Electrical Characteristics,” changed all instances of LV<sub>DD</sub>/OV<sub>DD</sub> to OV<sub>DD</sub>.</li> <li>Modified <a href="#">Section 16</a>, “High-Speed Serial Interfaces (HSSI),” to reflect that there is only one SerDes.</li> <li>Modified DDR clk rate min from 133 to 166 MHz.</li> <li>Modified note in <a href="#">Table 75</a>, “Processor Core Clocking Specifications (MPC8548E and MPC8547E), “. ”</li> <li>In <a href="#">Table 56</a>, “Differential Transmitter (TX) Output Specifications,” modified equations in Comments column, and changed all instances of “LO” to “L0.” Also added note 8.</li> <li>In <a href="#">Table 57</a>, “Differential Receiver (RX) Input Specifications,” modified equations in Comments column, and in note 3, changed “TRX-EYE-MEDIAN-to-MAX-JITTER,” to “TRX-EYE-MEDIAN-to-MAX-JITTER.”</li> <li>Modified <a href="#">Table 83</a>, “Frequency Options of SYSCLK with Respect to Memory Bus Speeds.”</li> <li>Added a note on <a href="#">Section 4.1</a>, “System Clock Timing,” to limit the SYSCLK to 100 MHz if the core frequency is less than 1200 MHz</li> <li>In <a href="#">Table 71</a>, “MPC8548E Pinout Listing”<a href="#">Table 72</a>, “MPC8547E Pinout Listing”<a href="#">Table 73</a>, “MPC8545E Pinout Listing”<a href="#">Table 74</a>, “MPC8543E Pinout Listing,” added note 5 to LA[28:31].</li> <li>Added note to <a href="#">Table 83</a>, “Frequency Options of SYSCLK with Respect to Memory Bus Speeds.”</li> </ul>  |
| 3           | 01/2009 | <ul style="list-style-type: none"> <li>[<a href="#">Section 4.6</a>, “Platform Frequency Requirements for PCI-Express and Serial RapidIO.” Changed minimum frequency equation to be 527 MHz for PCI x8.</li> <li>In <a href="#">Table 5</a>, added note 7.</li> <li><a href="#">Section 4.5</a>, “Platform to FIFO Restrictions.” Changed platform clock frequency to 4.2.</li> <li><a href="#">Section 8.1</a>, “Enhanced Three-Speed Ethernet Controller (eTSEC) (10/100/1Gb Mbps)—GMII/MII/TBI/RGMII/RTBI/RMII Electrical Characteristics.” Added MII after GMII and add ‘or 2.5 V’ after 3.3 V.</li> <li>In <a href="#">Table 23</a>, modified table title to include GMII, MII, RMII, and TBI.</li> <li>In <a href="#">Table 24</a> and <a href="#">Table 25</a>, changed clock period minimum to 5.3.</li> <li>In <a href="#">Table 25</a>, added a note.</li> <li>In <a href="#">Table 26</a>, <a href="#">Table 27</a>, <a href="#">Table 28</a>, <a href="#">Table 29</a>, and <a href="#">Table 30</a>, removed subtitle from table title.</li> <li>In <a href="#">Table 30</a> and <a href="#">Figure 15</a>, changed all instances of PMA to TSEC<sub>n</sub>.</li> <li>In <a href="#">Section 8.2.5</a>, “TBI Single-Clock Mode AC Specifications.” Replaced first paragraph.</li> <li>In <a href="#">Table 34</a>, <a href="#">Table 35</a>, <a href="#">Figure 18</a>, and <a href="#">Figure 20</a>, changed all instances of REF_CLK to TSEC<sub>n</sub>_TX_CLK.</li> <li>In <a href="#">Table 36</a>, changed all instances of OV<sub>DD</sub> to LV<sub>DD</sub>/TV<sub>DD</sub>.</li> <li>In <a href="#">Table 37</a>, “MII Management AC Timing Specifications,” changed MDC minimum clock pulse width high from 32 to 48 ns.</li> <li>Added new section, <a href="#">Section 16</a>, “High-Speed Serial Interfaces (HSSI).”</li> <li><a href="#">Section 16.1</a>, “DC Requirements for PCI Express SD_REF_CLK and SD_REF_CLK.” Added new paragraph.</li> <li><a href="#">Section 17.1</a>, “DC Requirements for Serial RapidIO SD_REF_CLK and SD_REF_CLK.” Added new paragraph.</li> <li>Added information to <a href="#">Figure 63</a>, both in figure and in note.</li> <li><a href="#">Section 22.3</a>, “Decoupling Recommendations.” Modified the recommendation.</li> <li><a href="#">Table 87</a>, “Part Numbering Nomenclature.” In Silicon Version column added Ver. 2.1.2.</li> </ul> |