

Welcome to E-XFL.COM

Understanding Embedded - Microprocessors

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

Applications of **Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

Details

| Product Status | Obsolete |
|---------------------------------|---|
| Core Processor | PowerPC e500 |
| Number of Cores/Bus Width | 1 Core, 32-Bit |
| Speed | 800MHz |
| Co-Processors/DSP | Signal Processing; SPE |
| RAM Controllers | DDR, DDR2, SDRAM |
| Graphics Acceleration | No |
| Display & Interface Controllers | - |
| Ethernet | 10/100/1000Mbps (4) |
| SATA | - |
| USB | - |
| Voltage - I/O | 1.8V, 2.5V, 3.3V |
| Operating Temperature | 0°C ~ 105°C (TA) |
| Security Features | - |
| Package / Case | 783-BBGA, FCBGA |
| Supplier Device Package | 783-FCBGA (29x29) |
| Purchase URL | https://www.e-xfl.com/product-detail/nxp-semiconductors/kmpc8545vuang |
| | |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

NOTE

From a system standpoint, if any of the I/O power supplies ramp prior to the V_{DD} core supply, the I/Os associated with that I/O supply may drive a logic one or zero during power-up, and extra current may be drawn by the device.

Power Characteristics

Power Characteristics 3

The estimated typical power dissipation for the core complex bus (CCB) versus the core frequency for this family of PowerQUICC III devices is shown in the following table.

| CCB Frequency ¹ | Core Frequency | SLEEP ² | Typical-65 ³ | Typical-105 ⁴ | Maximum ⁵ | Unit |
|----------------------------|----------------|--------------------|-------------------------|--------------------------|----------------------|------|
| 400 | 800 | 2.7 | 4.6 | 7.5 | 8.1 | W |
| | 1000 | 2.7 | 5.0 | 7.9 | 8.5 | W |
| | 1200 | 2.7 | 5.4 | 8.3 | 8.9 | |
| 500 | 1500 | 11.5 | 13.6 | 16.5 | 18.6 | W |
| 533 | 1333 | 6.2 | 7.9 | 10.8 | 12.8 | W |

Table 4. Device Power Dissipation

Notes:

1. CCB frequency is the SoC platform frequency, which corresponds to the DDR data rate.

2. SLEEP is based on V_{DD} = 1.1 V, T_i = 65°C.

3. Typical-65 is based on $V_{DD} = 1.1 \text{ V}$, $T_j = 65^{\circ}\text{C}$, running Dhrystone. 4. Typical-105 is based on $V_{DD} = 1.1 \text{ V}$, $T_j = 105^{\circ}\text{C}$, running Dhrystone. 5. Maximum is based on $V_{DD} = 1.1 \text{ V}$, $T_j = 105^{\circ}\text{C}$, running a smoke test.

4 Input Clocks

This section discusses the timing for the input clocks.

4.1 System Clock Timing

The following table provides the system clock (SYSCLK) AC timing specifications for the device.

Table 5. SYSCLK AC Timing Specifications

At recommended operating conditions (see Table 2) with $OV_{DD} = 3.3 \text{ V} \pm 165 \text{ mV}$.

| Parameter/Condition | Symbol | Min | Тур | Мах | Unit | Notes |
|---------------------------|---------------------------------------|-----|-----|------|------|------------|
| SYSCLK frequency | f _{SYSCLK} | 16 | — | 133 | MHz | 1, 6, 7, 8 |
| SYSCLK cycle time | t _{SYSCLK} | 7.5 | — | 60 | ns | 6, 7, 8 |
| SYSCLK rise and fall time | t _{KH} , t _{KL} | 0.6 | 1.0 | 1.2 | ns | 2 |
| SYSCLK duty cycle | t _{KHK} /t _{SYSCLK} | 40 | — | 60 | % | 3 |
| SYSCLK jitter | — | _ | — | ±150 | ps | 4, 5 |

Notes:

- Caution: The CCB clock to SYSCLK ratio and e500 core to CCB clock ratio settings must be chosen such that the resulting SYSCLK frequency, e500 (core) frequency, and CCB clock frequency do not exceed their respective maximum or minimum operating frequencies. See Section 20.2, "CCB/SYSCLK PLL Ratio," and Section 20.3, "e500 Core PLL Ratio," for ratio settings.
- 2. Rise and fall times for SYSCLK are measured at 0.6 and 2.7 V.
- 3. Timing is guaranteed by design and characterization.
- 4. This represents the total input jitter—short term and long term—and is guaranteed by design.
- 5. The SYSCLK driver's closed loop jitter bandwidth must be <500 kHz at -20 dB. The bandwidth must be set low to allow cascade-connected PLL-based devices to track SYSCLK drivers with the specified jitter.
- 6. This parameter has been adjusted slower according to the workaround for device erratum GEN 13.
- 7. For spread spectrum clocking. Guidelines are + 0% to -1% down spread at modulation rate between 20 and 60 kHz on SYSCLK.
- 8. System with operating core frequency less than 1200 MHz must limit SYSCLK frequency to 100 MHz maximum.

4.2 Real Time Clock Timing

The RTC input is sampled by the platform clock (CCB clock). The output of the sampling latch is then used as an input to the counters of the PIC and the TimeBase unit of the e500. There is no jitter specification. The minimum pulse width of the RTC signal must be greater than 2x the period of the CCB clock. That is, minimum clock high time is $2 \times t_{CCB}$, and minimum clock low time is $2 \times t_{CCB}$. There is no minimum RTC frequency; RTC may be grounded if not needed.

6.2.2 DDR SDRAM Output AC Timing Specifications

Table 19. DDR SDRAM Output AC Timing Specifications

At recommended operating conditions.

| Parameter | Symbol ¹ | Min | Мах | Unit | Notes |
|--|---|--------------------------|----------------------------|------|-------|
| MCK[n] cycle time, MCK[<i>n</i>]/MCK[<i>n</i>] crossing | t _{MCK} | 3.75 | 6 | ns | 2 |
| ADDR/CMD output setup with respect to MCK 533 MHz 400 MHz 333 MHz | t _{DDKHAS} | 1.48 1.95 2.40 | | ns | 3 |
| ADDR/CMD output hold with respect to MCK 533 MHz 400 MHz 333 MHz | ^t ddkhax | 1.48 1.95 2.40 | | ns | 3 |
| MCS[<i>n</i>] output setup with respect to MCK 533 MHz 400 MHz 333 MHz | ^t DDKHCS | 1.48 1.95 2.40 | | ns | 3 |
| MCS[<i>n</i>] output hold with respect to MCK 533 MHz 400 MHz 333 MHz | ^t DDKHCX | 1.48 1.95 2.40 | | ns | 3 |
| MCK to MDQS Skew | t _{DDKHMH} | -0.6 | 0.6 | ns | 4 |
| MDQ/MECC/MDM output setup with respect to MDQS 533 MHz 400 MHz 333 MHz | ^t DDKHDS, ^t DDKLDS | 538 700 900 | | ps | 5 |
| MDQ/MECC/MDM output hold with respect to MDQS 533 MHz 400 MHz 333 MHz | ^t ddkhdx, ^t ddkldx | 538 700 900 | | ps | 5 |
| MDQS preamble start | t _{DDKHMP} | $-0.5\times t_{MCK}-0.6$ | $-0.5 	imes t_{MCK}$ + 0.6 | ns | 6 |

DDR and DDR2 SDRAM

Table 19. DDR SDRAM Output AC Timing Specifications (continued)

At recommended operating conditions.

| Parameter | Symbol ¹ | Min | Мах | Unit | Notes |
|-------------------|---------------------|------|-----|------|-------|
| MDQS epilogue end | t _{DDKHME} | -0.6 | 0.6 | ns | 6 |

Notes:

- The symbols used for timing specifications follow the pattern of t_{(first two letters of functional block)(signal)(state)(reference)(state)} for inputs and t_(first two letters of functional block)(reference)(state)(signal)(state)</sub> for outputs. Output hold time can be read as DDR timing (DD) from the rising or falling edge of the reference clock (KH or KL) until the output went invalid (AX or DX). For example, t_{DDKHAS} symbolizes DDR timing (DD) for the time t_{MCK} memory clock reference (K) goes from the high (H) state until outputs (A) are setup (S) or output valid time. Also, t_{DDKLDX} symbolizes DDR timing (DD) for the time t_{MCK} memory clock reference (K) goes low (L) until data outputs (D) are invalid (X) or data output hold time.
- 2. All MCK/MCK referenced measurements are made from the crossing of the two signals ±0.1 V.
- 3. ADDR/CMD includes all DDR SDRAM output signals except MCK/MCK, MCS, and MDQ/MECC/MDM/MDQS.
- 4. Note that t_{DDKHMH} follows the symbol conventions described in note 1. For example, t_{DDKHMH} describes the DDR timing (DD) from the rising edge of the MCK[n] clock (KH) until the MDQS signal is valid (MH). t_{DDKHMH} can be modified through control of the MDQS override bits (called WR_DATA_DELAY) in the TIMING_CFG_2 register. This is typically set to the same delay as in DDR_SDRAM_CLK_CNTL[CLK_ADJUST]. The timing parameters listed in the table assume that these 2 parameters have been set to the same adjustment value. See the MPC8548E PowerQUICC III Integrated Processor Reference Manual for a description and understanding of the timing modifications enabled by use of these bits.
- Determined by maximum possible skew between a data strobe (MDQS) and any corresponding bit of data (MDQ), ECC (MECC), or data mask (MDM). The data strobe must be centered inside of the data eye at the pins of the microprocessor.
- 6. All outputs are referenced to the rising edge of MCK[*n*] at the pins of the microprocessor. Note that t_{DDKHMP} follows the symbol conventions described in note 1.

NOTE

For the ADDR/CMD setup and hold specifications in Table 19, it is assumed that the clock control register is set to adjust the memory clocks by 1/2 applied cycle.

Figure 3 shows the DDR SDRAM output timing for the MCK to MDQS skew measurement (t_{DDKHMH}).



DUART

7 DUART

This section describes the DC and AC electrical specifications for the DUART interface of the device.

7.1 DUART DC Electrical Characteristics

This table provides the DC electrical characteristics for the DUART interface.

Table 20. DUART DC Electrical Characteristics

| Parameter | Symbol | Min | Max | Unit |
|--|-----------------|------|------------------------|------|
| High-level input voltage | V _{IH} | 2 | OV _{DD} + 0.3 | V |
| Low-level input voltage | V _{IL} | -0.3 | 0.8 | V |
| Input current $(V_{IN}^{1} = 0 V \text{ or } V_{IN} = V_{DD})$ | I _{IN} | - | ±5 | μA |
| High-level output voltage ($OV_{DD} = min, I_{OH} = -2 mA$) | V _{OH} | 2.4 | _ | V |
| Low-level output voltage ($OV_{DD} = min, I_{OL} = 2 mA$) | V _{OL} | — | 0.4 | V |

Note:

1. Note that the symbol V_{IN} , in this case, represents the OV_{IN} symbol referenced in Table 1 and Table 2.

7.2 DUART AC Electrical Specifications

This table provides the AC timing parameters for the DUART interface.

Table 21. DUART AC Timing Specifications

| Parameter | Value | Unit | Notes |
|-------------------|-----------------------------|------|---------|
| Minimum baud rate | f _{CCB} /1,048,576 | baud | 1, 2 |
| Maximum baud rate | f _{CCB} /16 | baud | 1, 2, 3 |
| Oversample rate | 16 | | 1, 4 |

Notes:

1. Guaranteed by design.

2. f_{CCB} refers to the internal platform clock.

3. Actual attainable baud rate is limited by the latency of interrupt processing.

4. The middle of a start bit is detected as the 8th sampled 0 after the 1-to-0 transition of the start bit. Subsequent bit values are sampled each 16th sample.

Figure 11 shows the MII transmit AC timing diagram.



Figure 11. MII Transmit AC Timing Diagram

8.2.3.2 MII Receive AC Timing Specifications

This table provides the MII receive AC timing specifications.

| Table 29. MII Receive A | C Timing Specifications |
|-------------------------|-------------------------|
|-------------------------|-------------------------|

| Parameter/Condition | Symbol ¹ | Min | Тур | Max | Unit |
|---|-------------------------------------|------|-----|-----|------|
| RX_CLK clock period 10 Mbps | t _{MRX} ² | _ | 400 | — | ns |
| RX_CLK clock period 100 Mbps | t _{MRX} | — | 40 | — | ns |
| RX_CLK duty cycle | t _{MRXH} /t _{MRX} | 35 | _ | 65 | % |
| RXD[3:0], RX_DV, RX_ER setup time to RX_CLK | t _{MRDVKH} | 10.0 | — | — | ns |
| RXD[3:0], RX_DV, RX_ER hold time to RX_CLK | t _{MRDXKH} | 10.0 | — | — | ns |
| RX_CLK clock rise (20%–80%) | t _{MRXR} ² | 1.0 | — | 4.0 | ns |
| RX_CLK clock fall time (80%–20%) | t _{MRXF} ² | 1.0 | _ | 4.0 | ns |

Notes:

1. The symbols used for timing specifications follow the pattern of t_{(first two letters of functional block)(signal)(state)(reference)(state) for inputs and t_{(first two letters of functional block)(reference)(state)(signal)(state)} for outputs. For example, t_{MRDVKH} symbolizes MII receive timing (MR) with respect to the time data input signals (D) reach the valid state (V) relative to the t_{MRX} clock reference (K) going to the high (H) state or setup time. Also, t_{MRDXKL} symbolizes MII receive timing (GR) with respect to the time data input signals (D) went invalid (X) relative to the t_{MRX} clock reference (K) going to the low (L) state or hold time. Note that, in general, the clock reference symbol representation is based on three letters representing the clock of a particular functional. For example, the subscript of t_{MRX} represents the MII (M) receive (RX) clock. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).}

2. Guaranteed by design.

Figure 12 provides the AC test load for eTSEC.



Figure 12. eTSEC AC Test Load

14 GP_{OUT}/GP_{IN}

This section describes the DC and AC electrical specifications for the GP_{OUT}/GP_{IN} bus of the device.

14.1 GP_{OUT}/GP_{IN} Electrical Characteristics

Table 47 and Table 48 provide the DC electrical characteristics for the GP_{OUT} interface.

| Parameter | Symbol | Min | Мах | Unit |
|--|------------------|------------------------|------|------|
| Supply voltage 3.3 V | BV _{DD} | 3.13 | 3.47 | V |
| High-level output voltage ($BV_{DD} = min, I_{OH} = -2 mA$) | V _{OH} | BV _{DD} – 0.2 | _ | V |
| Low-level output voltage (BV _{DD} = min, I _{OL} = 2 mA) | V _{OL} | _ | 0.2 | V |

 Table 47. GP_{OUT} DC Electrical Characteristics (3.3 V DC)

 Table 48. GP_{OUT} DC Electrical Characteristics (2.5 V DC)

| Parameter | Symbol | Min | Мах | Unit |
|--|------------------|-----------|------------------------|------|
| Supply voltage 2.5 V | BV _{DD} | 2.37 | 2.63 | V |
| High-level output voltage (BV _{DD} = min, I _{OH} = −1 mA) | V _{OH} | 2.0 | BV _{DD} + 0.3 | V |
| Low-level output voltage (BV _{DD} min, I _{OL} = 1 mA) | V _{OL} | GND – 0.3 | 0.4 | V |

Table 49 and Table 50 provide the DC electrical characteristics for the GP_{IN} interface.

Table 49. GP_{IN} DC Electrical Characteristics (3.3 V DC)

| Parameter | Symbol | Min | Мах | Unit |
|--|------------------|------|------------------------|------|
| Supply voltage 3.3 V | BV _{DD} | 3.13 | 3.47 | V |
| High-level input voltage | V _{IH} | 2 | BV _{DD} + 0.3 | V |
| Low-level input voltage | V _{IL} | -0.3 | 0.8 | V |
| Input current ($BV_{IN}^{1} = 0 V \text{ or } BV_{IN} = BV_{DD}$) | I _{IN} | — | ±5 | μΑ |

Note:

1. The symbol $\mathsf{BV}_{\mathsf{IN}}$, in this case, represents the $\mathsf{BV}_{\mathsf{IN}}$ symbol referenced in Table 1.

PCI/PCI-X

Figure 36 shows the PCI/PCI-X input AC timing conditions.



Figure 36. PCI/PCI-X Input AC Timing Measurement Conditions

Figure 37 shows the PCI/PCI-X output AC timing conditions.





Table 53 provides the PCI-X AC timing specifications at 66 MHz.

| | Table 53 | . PCI-X AC | Timing | Specifications | at 66 | MHz |
|--|----------|------------|--------|-----------------------|-------|-----|
|--|----------|------------|--------|-----------------------|-------|-----|

| Parameter | Symbol | Min | Max | Unit | Notes |
|---|---------------------|-----|-----|--------|---------------|
| SYSCLK to signal valid delay | ^t PCKHOV | _ | 3.8 | ns | 1, 2, 3, 7, 8 |
| Output hold from SYSCLK | t _{PCKHOX} | 0.7 | | ns | 1, 10 |
| SYSCLK to output high impedance | t _{PCKHOZ} | - | 7 | ns | 1, 4, 8, 11 |
| Input setup time to SYSCLK | t _{PCIVKH} | 1.7 | _ | ns | 3, 5 |
| Input hold time from SYSCLK | t _{PCIXKH} | 0.5 | _ | ns | 10 |
| REQ64 to HRESET setup time | t _{PCRVRH} | 10 | _ | clocks | 11 |
| HRESET to REQ64 hold time | t _{PCRHRX} | 0 | 50 | ns | 11 |
| HRESET high to first FRAME assertion | t _{PCRHFV} | 10 | _ | clocks | 9, 11 |
| PCI-X initialization pattern to HRESET setup time | ^t PCIVRH | 10 | _ | clocks | 11 |

16 High-Speed Serial Interfaces (HSSI)

The device features one Serializer/Deserializer (SerDes) interface to be used for high-speed serial interconnect applications. The SerDes interface can be used for PCI Express and/or serial RapidIO data transfers.

This section describes the common portion of SerDes DC electrical specifications, which is the DC requirement for SerDes reference clocks. The SerDes data lane's transmitter and receiver reference circuits are also shown.

16.1 Signal Terms Definition

The SerDes utilizes differential signaling to transfer data across the serial link. This section defines terms used in the description and specification of differential signals.

Figure 38 shows how the signals are defined. For illustration purpose, only one SerDes lane is used for the description. The figure shows a waveform for either a transmitter output (SD_TX and \overline{SD}_TX) or a receiver input (SD_RX and \overline{SD}_RX). Each signal swings between A volts and B volts where A > B.

Using this waveform, the definitions are as follows. To simplify the illustration, the following definitions assume that the SerDes transmitter and receiver operate in a fully symmetrical differential signaling environment.

• Single-ended swing

The transmitter output signals and the receiver input signals SD_TX, \overline{SD}_TX , \overline{SD}_RX and \overline{SD}_RX each have a peak-to-peak swing of A – B volts. This is also referred as each signal wire's single-ended swing.

- Differential output voltage, V_{OD} (or differential output swing): The differential output voltage (or swing) of the transmitter, V_{OD} , is defined as the difference of the two complimentary output voltages: $V_{SD_TX} - V_{\overline{SD_TX}}$. The V_{OD} value can be either positive or negative.
- Differential input voltage, V_{ID} (or differential input swing): The differential input voltage (or swing) of the receiver, V_{ID}, is defined as the difference of the two complimentary input voltages: V_{SD_RX} – V_{SD_RX}. The V_{ID} value can be either positive or negative.
- Differential peak voltage, V_{DIFFp} The peak value of the differential transmitter output signal or the differential receiver input signal is defined as differential peak voltage, $V_{DIFFp} = |A - B|$ volts.
- Differential peak-to-peak, $V_{DIFFp-p}$ Because the differential output signal of the transmitter and the differential input signal of the receiver each range from A – B to –(A – B) volts, the peak-to-peak value of the differential transmitter output signal or the differential receiver input signal is defined as differential peak-to-peak voltage, $V_{DIFFp-p} = 2 \times V_{DIFFp} = 2 \times |(A - B)|$ volts, which is twice of differential swing in amplitude, or twice of the differential peak. For example, the output differential peak-to-peak voltage can also be calculated as $V_{TX-DIFFp-p} = 2 \times |V_{OD}|$.
- Common mode voltage, V_{cm} The common mode voltage is equal to one half of the sum of the voltages between each conductor

High-Speed Serial Interfaces (HSSI)

- The input amplitude of the differential clock must be between 400 and 1600 mV differential peak-peak (or between 200 and 800 mV differential peak). In other words, each signal wire of the differential pair must have a single-ended swing less than 800 mV and greater than 200 mV. This requirement is the same for both external DC- or AC-coupled connection.
- For external DC-coupled connection, as described in Section 16.2.1, "SerDes Reference Clock Receiver Characteristics," the maximum average current requirements sets the requirement for average voltage (common mode voltage) to be between 100 and 400 mV. Figure 40 shows the SerDes reference clock input requirement for DC-coupled connection scheme.
- For external AC-coupled connection, there is no common mode voltage requirement for the clock driver. Since the external AC-coupling capacitor blocks the DC level, the clock driver and the SerDes reference clock receiver operate in different command mode voltages. The SerDes reference clock receiver in this connection scheme has its common mode voltage set to SGND_SRDSn. Each signal wire of the differential inputs is allowed to swing below and above the command mode voltage (SGND_SRDSn). Figure 41 shows the SerDes reference clock input requirement for AC-coupled connection scheme.
- Single-ended mode
 - The reference clock can also be single-ended. The SD_REF_CLK input amplitude (single-ended swing) must be between 400 and 800 mV peak-to-peak (from V_{min} to V_{max}) with SD_REF_CLK either left unconnected or tied to ground.
 - The SD_REF_CLK input average voltage must be between 200 and 400 mV. Figure 42 shows the SerDes reference clock input requirement for single-ended signaling mode.
 - To meet the input amplitude requirement, the reference clock inputs might need to be DC- or AC-coupled externally. For the best noise performance, the reference of the clock could be DCor AC-coupled into the unused phase (SD_REF_CLK) through the same source impedance as the clock input (SD_REF_CLK) in use.



Figure 40. Differential Reference Clock Input DC Requirements (External DC-Coupled)

16.2.4 AC Requirements for SerDes Reference Clocks

The clock driver selected must provide a high quality reference clock with low phase noise and cycle-to-cycle jitter. Phase noise less than 100 kHz can be tracked by the PLL and data recovery loops and is less of a problem. Phase noise above 15 MHz is filtered by the PLL. The most problematic phase noise occurs in the 1–15 MHz range. The source impedance of the clock driver must be 50 Ω to match the transmission line and reduce reflections which are a source of noise to the system.

The detailed AC requirements of the SerDes reference clocks are defined by each interface protocol based on application usage. See the following sections for detailed information:

- Section 17.2, "AC Requirements for PCI Express SerDes Clocks"
- Section 18.2, "AC Requirements for Serial RapidIO SD_REF_CLK and SD_REF_CLK"

16.2.4.1 Spread Spectrum Clock

SD_REF_CLK/SD_REF_CLK are designed to work with a spread spectrum clock (+0% to -0.5% spreading at 30–33 kHz rate is allowed), assuming both ends have same reference clock. For better results, a source without significant unintended modulation must be used.

16.3 SerDes Transmitter and Receiver Reference Circuits

Figure 47 shows the reference circuits for SerDes data lane's transmitter and receiver.



Figure 47. SerDes Transmitter and Receiver Reference Circuits

The DC and AC specification of SerDes data lanes are defined in each interface protocol section below (PCI Express, Serial Rapid IO, or SGMII) in this document based on the application usage:

- Section 17, "PCI Express"
- Section 18, "Serial RapidIO"

Note that external an AC coupling capacitor is required for the above three serial transmission protocols with the capacitor value defined in the specification of each protocol section.

| Symbol | Parameter | Min | Nom | Max | Unit | Comments |
|--|--|--------|------|--------|------|--|
| UI | Unit interval | 399.88 | 400 | 400.12 | ps | Each UI is 400 ps \pm 300 ppm. UI does not account for spread spectrum clock dictated variations. See Note 1. |
| V _{TX-DIFFp-p} | Differential peak-to-peak output voltage | 0.8 | — | 1.2 | V | $V_{TX-DIFFp-p} = 2 \times V_{TX-D+} - V_{TX-D-} $. See Note 2. |
| V _{TX-DE-RATIO} | De-emphasized differential output voltage (ratio) | -3.0 | -3.5 | -4.0 | dB | Ratio of the $V_{TX-DIFFp-p}$ of the second and following bits after a transition divided by the $V_{TX-DIFFp-p}$ of the first bit after a transition. See Note 2. |
| T _{TX-EYE} | Minimum TX eye width | 0.70 | — | _ | UI | The maximum transmitter jitter can be derived as $T_{TX-MAX-JITTER} = 1 - T_{TX-EYE} = 0.3$ UI. See Notes 2 and 3. |
| T _{TX-EYE-MEDIAN-to-} MAX-JITTER | Maximum time between the jitter median and maximum deviation from the median. | _ | _ | 0.15 | UI | Jitter is defined as the measurement variation of the crossing points ($V_{TX-DIFFp-p} = 0$ V) in relation to a recovered TX UI. A recovered TX UI is calculated over 3500 consecutive unit intervals of sample data. Jitter is measured using all edges of the 250 consecutive UI in the center of the 3500 UI used for calculating the TX UI. See Notes 2 and 3. |
| T _{TX-RISE} , T _{TX-FALL} | D+/D-TX output rise/fall time | 0.125 | — | — | UI | See Notes 2 and 5. |
| V _{TX-CM-ACp} | RMS AC peak common mode output voltage | _ | _ | 20 | mV | $\begin{split} & V_{TX\text{-}CM\text{-}ACp} = RMS(V_{TXD\text{+}} + V_{TXD\text{-}} /2 - V_{TX\text{-}CM\text{-}DC}) \\ & V_{TX\text{-}CM\text{-}DC} = DC_{(avg)} \text{ of } V_{TX\text{-}D\text{+}} + V_{TX\text{-}D\text{-}} /2. \\ & See Note 2. \end{split}$ |
| V _{TX-CM-DC-ACTIVE-} IDLE-DELTA | Absolute delta of dc common mode voltage during L0 and electrical idle | 0 | _ | 100 | mV | $\begin{split} V_{TX-CM-DC} & (during \ L0) + V_{TX-CM-Idle-DC} & (during \\ electrical \ idle) &\leq 100 \ mV \\ V_{TX-CM-DC} &= DC_{(avg)} \ of \ V_{TX-D+} + V_{TX-D-} /2 \ [L0] \\ V_{TX-CM-Idle-DC} &= DC_{(avg)} \ of \ V_{TX-D+} + V_{TX-D-} /2 \\ [electrical \ idle] \\ See \ Note \ 2. \end{split}$ |
| VTX-CM-DC-LINE-DELTA | Absolute delta of DC common mode between D+ and D– | 0 | _ | 25 | mV | $\begin{split} V_{TX-CM-DC-D+} - V_{TX-CM-DC-D-} &\leq 25 \text{ mV} \\ V_{TX-CM-DC-D+} &= DC_{(avg)} \text{ of } V_{TX-D+} \\ V_{TX-CM-DC-D-} &= DC_{(avg)} \text{ of } V_{TX-D-} . \\ \text{See Note 2.} \end{split}$ |
| V _{TX} -IDLE-DIFFp | Electrical idle differential peak output voltage | 0 | _ | 20 | mV | $V_{TX-IDLE-DIFFp} = V_{TX-IDLE-D+} - V_{TX-IDLE-D-} \le 20 \text{ mV.}$ See Note 2. |
| V _{TX-RCV-DETECT} | The amount of voltage change allowed during receiver detection | _ | _ | 600 | mV | The total amount of voltage change that a transmitter can apply to sense whether a low impedance receiver is present. See Note 6. |

Table 57. Differential Receiver (RX) Input Specifications (continued)

| Symbol | Parameter | Min | Nom | Max | Unit | Comments |
|----------------------|------------|-----|-----|-----|------|---|
| L _{TX-SKEW} | Total Skew | _ | _ | 20 | ns | Skew across all lanes on a Link. This includes variation in the length of SKP ordered set (for example, COM and one to five symbols) at the RX as well as any delay differences arising from the interconnect itself. |

Notes:

- 1. No test load is necessarily associated with this value.
- 2. Specified at the measurement point and measured over any 250 consecutive UIs. The test load in Figure 50 must be used as the RX device when taking measurements (also see the receiver compliance eye diagram shown in Figure 49). If the clocks to the RX and TX are not derived from the same reference clock, the TX UI recovered from 3500 consecutive UI must be used as a reference for the eye diagram.
- 3. A T_{RX-EYE} = 0.40 UI provides for a total sum of 0.60 UI deterministic and random jitter budget for the transmitter and interconnect collected any 250 consecutive UIs. The T_{RX-EYE-MEDIAN-to-MAX-JITTER} specification ensures a jitter distribution in which the median and the maximum deviation from the median is less than half of the total. UI jitter budget collected over any 250 consecutive TX UIs. Note that the median is not the same as the mean. The jitter median describes the point in time where the number of jitter points on either side is approximately equal as opposed to the averaged time value. If the clocks to the RX and TX are not derived from the same reference clock, the TX UI recovered from 3500 consecutive UI must be used as the reference for the eye diagram.
- 4. The receiver input impedance shall result in a differential return loss greater than or equal to 15 dB with the D+ line biased to 300 mV and the D– line biased to $-{300 \text{ mV}}$ and a common mode return loss greater than or equal to 6 dB (no bias required) over a frequency range of 50 MHz to 1.25 GHz. This input impedance requirement applies to all valid input levels. The reference impedance for return loss measurements for is 50 Ω to ground for both the D+ and D– line (that is, as measured by a vector network analyzer with 50- Ω probes—see Figure 50). Note: that the series capacitors CTX is optional for the return loss measurement.
- 5. Impedance during all LTSSM states. When transitioning from a fundamental reset to detect (the initial state of the LTSSM) there is a 5 ms transition time before receiver termination values must be met on all unconfigured lanes of a port.
- 6. The RX DC common mode Impedance that exists when no power is present or fundamental reset is asserted. This helps ensure that the receiver detect circuit does not falsely assume a receiver is powered on when it is not. This term must be measured at 300 mV above the RX ground.
- 7. It is recommended that the recovered TX UI is calculated using all edges in the 3500 consecutive UI interval with a fit algorithm using a minimization merit function. Least squares and median deviation fits have worked well with experimental and simulated data.

17.5 Receiver Compliance Eye Diagrams

The RX eye diagram in Figure 49 is specified using the passive compliance/test measurement load (see Figure 50) in place of any real PCI Express RX component.

Note: In general, the minimum receiver eye diagram measured with the compliance/test measurement load (see Figure 50) is larger than the minimum receiver eye diagram measured over a range of systems at the input receiver of any real PCI Express component. The degraded eye diagram at the input receiver is due to traces internal to the package as well as silicon parasitic characteristics which cause the real PCI Express component to vary in impedance from the compliance/test measurement load. The input receiver eye diagram is implementation specific and is not specified. RX component designer must provide additional margin to adequately compensate for the degraded minimum receiver eye diagram (shown in Figure 49) expected at the input receiver based on some adequate combination of system simulations and the return loss measured looking into the RX package and silicon. The RX eye diagram must be aligned in time using the jitter median to locate the center of the eye diagram.

PCI Express

The eye diagram must be valid for any 250 consecutive UIs.

A recovered TX UI is calculated over 3500 consecutive unit intervals of sample data. The eye diagram is created using all edges of the 250 consecutive UI in the center of the 3500 UI used for calculating the TX UI.

NOTE

The reference impedance for return loss measurements is 50. to ground for both the D+ and D– line (that is, as measured by a vector network analyzer with 50- Ω probes—see Figure 50). Note that the series capacitors, CTX, are optional for the return loss measurement.



Figure 49. Minimum Receiver Eye Timing and Voltage Compliance Specification

17.5.1 Compliance Test and Measurement Load

The AC timing and voltage parameters must be verified at the measurement point, as specified within 0.2 inches of the package pins, into a test/measurement load shown in Figure 50.

NOTE

The allowance of the measurement point to be within 0.2 inches of the package pins is meant to acknowledge that package/board routing may benefit from D+ and D- not being exactly matched in length at the package pin boundary.



Figure 50. Compliance Test/Measurement Load

19.3 Pinout Listings

NOTE

The DMA_DACK[0:1] and TEST_SEL/TEST_SEL pins must be set to a proper state during POR configuration. See the pinlist table of the individual device for more details.

For MPC8548/47/45, GPIOs are still available on PCI1_AD[63:32]/PC2_AD[31:0] pins if they are not used for PCI functionality.

For MPC8545/43, eTSEC does not support 16 bit FIFO mode.

Table 71 provides the pinout listing for the MPC8548E 783 FC-PBGA package.

| Signal | Pin Type | Power Supply | Notes | | | | | | |
|--|--|-----------------|------------------|----------|--|--|--|--|--|
| PCI1 and PCI2 (One 64-Bit or Two 32-Bit) | | | | | | | | | |
| PCI1_AD[63:32]/PCI2_AD[31:0] | AB14, AC15, AA15, Y16, W16, AB16, AC16, AA16, AE17, AA18, W18, AC17, AD16, AE16, Y17, AC18, AB18, AA19, AB19, AB21, AA20, AC20, AB20, AB22, AC22, AD21, AB23, AF23, AD23, AE23, AC23, AC24 | I/O | OV _{DD} | 17 | | | | | |
| PCI1_AD[31:0] | AH6, AE7, AF7, AG7, AH7, AF8, AH8, AE9, AH9, AC10, AB10, AD10, AG10, AA10, AH10, AA11, AB12, AE12, AG12, AH12, AB13, AA12, AC13, AE13, Y14, W13, AG13, V14, AH13, AC14, Y15, AB15 | I/O | OV _{DD} | 17 | | | | | |
| PCI1_C_BE[7:4]/PCI2_C_BE[3:0] | AF15, AD14, AE15, AD15 | I/O | OV _{DD} | 17 | | | | | |
| PCI1_C_BE[3:0] | AF9, AD11, Y12, Y13 | I/O | OV _{DD} | 17 | | | | | |
| PCI1_PAR64/PCI2_PAR | W15 | I/O | OV _{DD} | | | | | | |
| PCI1_GNT[4:1] | AG6, AE6, AF5, AH5 | 0 | OV _{DD} | 5, 9, 35 | | | | | |
| PCI1_GNT0 | AG5 | I/O | OV _{DD} | — | | | | | |
| PCI1_IRDY | AF11 | I/O | OV _{DD} | 2 | | | | | |
| PCI1_PAR | AD12 | I/O | OV _{DD} | — | | | | | |
| PCI1_PERR | AC12 | I/O | OV _{DD} | 2 | | | | | |
| PCI1_SERR | V13 | I/O | OV _{DD} | 2, 4 | | | | | |
| PCI1_STOP | W12 | I/O | OV _{DD} | 2 | | | | | |
| PCI1_TRDY | AG11 | I/O | OV _{DD} | 2 | | | | | |

Table 71. MPC8548E Pinout Listing

Package Description

Table 73. MPC8545E Pinout Listing (continued)

| Signal | Package Pin Number | Pin Type | Power Supply | Notes |
|------------------------|--|----------|------------------|----------|
| PCI1_FRAME | AE11 | I/O | OV _{DD} | 2 |
| PCI1_IDSEL | AG9 | I | OV _{DD} | _ |
| PCI1_REQ64/PCI2_FRAME | AF14 | I/O | OV _{DD} | 2, 5, 10 |
| PCI1_ACK64/PCI2_DEVSEL | V15 | I/O | OV _{DD} | 2 |
| PCI2_CLK | AE28 | I | OV _{DD} | 39 |
| PCI2_IRDY | AD26 | I/O | OV _{DD} | 2 |
| PCI2_PERR | AD25 | I/O | OV _{DD} | 2 |
| PCI2_GNT[4:1] | AE26, AG24, AF25, AE25 | 0 | OV _{DD} | 5, 9, 35 |
| PCI2_GNT0 | AG25 | I/O | OV _{DD} | _ |
| PCI2_SERR | AD24 | I/O | OV _{DD} | 2,4 |
| PCI2_STOP | AF24 | I/O | OV _{DD} | 2 |
| PCI2_TRDY | AD27 | I/O | OV _{DD} | 2 |
| PCI2_REQ[4:1] | AD28, AE27, W17, AF26 | I | OV _{DD} | _ |
| PCI2_REQ0 | AH25 | I/O | OV _{DD} | _ |
| | DDR SDRAM Memory Interface | | | |
| MDQ[0:63] | L18, J18, K14, L13, L19, M18, L15, L14, A17, B17, A13, B12, C18, B18, B13, A12, H18, F18, J14, F15, K19, J19, H16, K15, D17, G16, K13, D14, D18, F17, F14, E14, A7, A6, D5, A4, C8, D7, B5, B4, A2, B1, D1, E4, A3, B2, D2, E3, F3, G4, J5, K5, F6, G5, J6, K4, J1, K2, M5, M3, J3, J2, L1, M6 | I/O | GV _{DD} | |
| MECC[0:7] | H13, F13, F11, C11, J13, G13, D12, M12 | I/O | GV _{DD} | — |
| MDM[0:8] | M17, C16, K17, E16, B6, C4, H4, K1, E13 | 0 | GV _{DD} | _ |
| MDQS[0:8] | M15, A16, G17, G14, A5, D3, H1, L2, C13 | I/O | GV _{DD} | _ |
| MDQS[0:8] | L17, B16, J16, H14, C6, C2, H3, L4, D13 | I/O | GV _{DD} | _ |
| MA[0:15] | A8, F9, D9, B9, A9, L10, M10, H10, K10, G10, B8, E10, B10, G6, A10, L11 | Ο | GV _{DD} | — |
| MBA[0:2] | F7, J7, M11 | 0 | GV _{DD} | _ |
| MWE | E7 | 0 | GV _{DD} | _ |
| MCAS | H7 | 0 | GV _{DD} | _ |
| MRAS | L8 | 0 | GV _{DD} | _ |
| MCKE[0:3] | F10, C10, J11, H11 | 0 | GV _{DD} | 11 |
| MCS[0:3] | K8, J8, G8, F8 | 0 | GV _{DD} | _ |
| MCK[0:5] | H9, B15, G2, M9, A14, F1 | 0 | GV _{DD} | _ |
| MCK[0:5] | J9, A15, G1, L9, B14, F2 | 0 | GV _{DD} | _ |
| MODT[0:3] | E6, K6, L7, M7 | 0 | GV _{DD} | — |

| Signal | Package Pin Number | Pin Type | Power Supply | Notes | | | | | |
|------------------|---|---|------------------|-----------|--|--|--|--|--|
| JTAG | | | | | | | | | |
| ТСК | AG28 | I | OV _{DD} | _ | | | | | |
| TDI | AH28 | I | OV _{DD} | 12 | | | | | |
| TDO | AF28 | 0 | OV _{DD} | — | | | | | |
| TMS | AH27 | I | OV _{DD} | 12 | | | | | |
| TRST | AH23 | I | OV _{DD} | 12 | | | | | |
| | DFT | I | | | | | | | |
| L1_TSTCLK | AC25 | I | OV _{DD} | 25 | | | | | |
| L2_TSTCLK | AE22 | I | OV _{DD} | 25 | | | | | |
| LSSD_MODE | AH20 | I | OV _{DD} | 25 | | | | | |
| TEST_SEL | AH14 | I | OV _{DD} | 109 | | | | | |
| | Thermal Management | • | | | | | | | |
| THERM0 | AG1 | | — | 14 | | | | | |
| THERM1 | AH1 | | — | 14 | | | | | |
| Power Management | | | | | | | | | |
| ASLEEP | AH18 | 0 | OV _{DD} | 9, 19, 29 | | | | | |
| | Power and Ground Signals | | | | | | | | |
| GND | A11, B7, B24, C1, C3, C5, C12, C15, C26, D8, D11, D16, D20, D22, E1, E5, E9, E12, E15, E17, F4, F26, G12, G15, G18, G21, G24, H2, H6, H8, H28, J4, J12, J15, J17, J27, K7, K9, K11, K27, L3, L5, L12, L16, N11, N13, N15, N17, N19, P4, P9, P12, P14, P16, P18, R11, R13, R15, R17, R19, T4, T12, T14, T16, T18, U8, U11, U13, U15, U17, U19, V4, V12, V18, W6, W19, Y4, Y9, Y11, Y19, AA6, AA14, AA17, AA22, AA23, AB4, AC2, AC11, AC19, AC26, AD5, AD9, AD22, AE3, AE14, AF6, AF10, AF13, AG8, AG27, K28, L24, L26, N24, N27, P25, R28, T24, T26, U24, V25, W28, Y24, Y26, AA24, AA27, AB25, AC28, L21, L23, N22, P20, R23, T21, U22, V20, W23, Y21, U27 | _ | | | | | | | |
| OV _{DD} | V16, W11, W14, Y18, AA13, AA21, AB11, AB17, AB24, AC4, AC9, AC21, AD6, AD13, AD17, AD19, AE10, AE8, AE24, AF4, AF12, AF22, AF27, AG26 | Power for PCI and other standards (3.3 V) | OV _{DD} | — | | | | | |
| LV _{DD} | N8, R7, T9, U6 | Power for TSEC1 and TSEC2 (2.5 V, 3.3 V) | LV _{DD} | _ | | | | | |

System Design Information

22.10 Guidelines for High-Speed Interface Termination

This section provides the guidelines for high-speed interface termination when the SerDes interface is entirely unused and when it is partly unused.

22.10.1 SerDes Interface Entirely Unused

If the high-speed SerDes interface is not used at all, the unused pin must be terminated as described in this section.

The following pins must be left unconnected (float):

- SD_TX[7:0]
- <u>SD_TX</u>[7:0]
- Reserved pins T22, T23, M20, M21

The following pins must be connected to GND:

- SD_RX[7:0]
- <u>SD_RX</u>[7:0]
- SD_REF_CLK
- SD_REF_CLK

NOTE

It is recommended to power down the unused lane through SRDSCR1[0:7] register (offset = $0xE_0F08$) (This prevents the oscillations and holds the receiver output in a fixed state.) that maps to SERDES lane 0 to lane 7 accordingly.

Pins V28 and M26 must be tied to XV_{DD} . Pins V27 and M25 must be tied to GND through a 300- Ω resistor.

In Rev 2.0 silicon, POR configuration pin cfg_srds_en on TSEC4_TXD[2]/TSEC3_TXD[6] can be used to power down SerDes block.

22.10.2 SerDes Interface Partly Unused

If only part of the high-speed SerDes interface pins are used, the remaining high-speed serial I/O pins must be terminated as described in this section.

The following pins must be left unconnected (float) if not used:

- SD_TX[7:0]
- <u>SD_TX</u>[7:0]
- Reserved pins: T22, T23, M20, M21

The following pins must be connected to GND if not used:

- SD_RX[7:0]
- $\overline{\text{SD}_{RX}}[7:0]$
- SD_REF_CLK

23.2 Part Marking

Parts are marked as the example shown in Figure 64.



Notes:

TWLYYWW is final test traceability code. MMMMM is 5 digit mask number. CCCCC is the country of assembly. This space is left blank if parts are assembled in the United States. YWWLAZ is assembly traceability code.

Figure 64. Part Marking for CBGA and PBGA Device