



Welcome to [E-XFL.COM](#)

Understanding [Embedded - Microprocessors](#)

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

Applications of [Embedded - Microprocessors](#)

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

Details

| | |
|---------------------------------|---|
| Product Status | Obsolete |
| Core Processor | PowerPC e500 |
| Number of Cores/Bus Width | 1 Core, 32-Bit |
| Speed | 1.2GHz |
| Co-Processors/DSP | Signal Processing; SPE, Security; SEC |
| RAM Controllers | DDR, DDR2, SDRAM |
| Graphics Acceleration | No |
| Display & Interface Controllers | - |
| Ethernet | 10/100/1000Mbps (4) |
| SATA | - |
| USB | - |
| Voltage - I/O | 1.8V, 2.5V, 3.3V |
| Operating Temperature | 0°C ~ 105°C (TA) |
| Security Features | Cryptography, Random Number Generator |
| Package / Case | 783-BBGA, FCBGA |
| Supplier Device Package | 783-FCBGA (29x29) |
| Purchase URL | https://www.e-xfl.com/product-detail/nxp-semiconductors/kmpc8548ehxatg |

- Performance monitor facility that is similar to, but separate from, the device performance monitor

The e500 defines features that are not implemented on this device. It also generally defines some features that this device implements more specifically. An understanding of these differences can be critical to ensure proper operations.

- 512-Kbyte L2 cache/SRAM
 - Flexible configuration.
 - Full ECC support on 64-bit boundary in both cache and SRAM modes
 - Cache mode supports instruction caching, data caching, or both.
 - External masters can force data to be allocated into the cache through programmed memory ranges or special transaction types (stashing).
 - 1, 2, or 4 ways can be configured for stashing only.
 - Eight-way set-associative cache organization (32-byte cache lines)
 - Supports locking entire cache or selected lines. Individual line locks are set and cleared through Book E instructions or by externally mastered transactions.
 - Global locking and Flash clearing done through writes to L2 configuration registers
 - Instruction and data locks can be Flash cleared separately.
 - SRAM features include the following:
 - I/O devices access SRAM regions by marking transactions as snoopable (global).
 - Regions can reside at any aligned location in the memory map.
 - Byte-accessible ECC is protected using read-modify-write transaction accesses for smaller-than-cache-line accesses.
- Address translation and mapping unit (ATMU)
 - Eight local access windows define mapping within local 36-bit address space.
 - Inbound and outbound ATMUs map to larger external address spaces.
 - Three inbound windows plus a configuration window on PCI/PCI-X and PCI Express
 - Four inbound windows plus a default window on RapidIO™
 - Four outbound windows plus default translation for PCI/PCI-X and PCI Express
 - Eight outbound windows plus default translation for RapidIO with segmentation and sub-segmentation support
- DDR/DDR2 memory controller
 - Programmable timing supporting DDR and DDR2 SDRAM
 - 64-bit data interface
 - Four banks of memory supported, each up to 4 Gbytes, to a maximum of 16 Gbytes
 - DRAM chip configurations from 64 Mbits to 4 Gbits with $\times 8/\times 16$ data ports
 - Full ECC support
 - Page mode support
 - Up to 16 simultaneous open pages for DDR

- Up to 32 simultaneous open pages for DDR2
- Contiguous or discontiguous memory mapping
- Read-modify-write support for RapidIO atomic increment, decrement, set, and clear transactions
- Sleep mode support for self-refresh SDRAM
- On-die termination support when using DDR2
- Supports auto refreshing
- On-the-fly power management using CKE signal
- Registered DIMM support
- Fast memory access via JTAG port
- 2.5-V SSTL_2 compatible I/O (1.8-V SSTL_1.8 for DDR2)
- Support for battery-backed main memory
- Programmable interrupt controller (PIC)
 - Programming model is compliant with the OpenPIC architecture.
 - Supports 16 programmable interrupt and processor task priority levels
 - Supports 12 discrete external interrupts
 - Supports 4 message interrupts with 32-bit messages
 - Supports connection of an external interrupt controller such as the 8259 programmable interrupt controller
 - Four global high-resolution timers/counters that can generate interrupts
 - Supports a variety of other internal interrupt sources
 - Supports fully nested interrupt delivery
 - Interrupts can be routed to external pin for external processing.
 - Interrupts can be routed to the e500 core's standard or critical interrupt inputs.
 - Interrupt summary registers allow fast identification of interrupt source.
- Integrated security engine (SEC) optimized to process all the algorithms associated with IPSec, IKE, WTLS/WAP, SSL/TLS, and 3GPP
 - Four crypto-channels, each supporting multi-command descriptor chains
 - Dynamic assignment of crypto-execution units via an integrated controller
 - Buffer size of 256 bytes for each execution unit, with flow control for large data sizes
 - PKEU—public key execution unit
 - RSA and Diffie-Hellman; programmable field size up to 2048 bits
 - Elliptic curve cryptography with F_2m and $F(p)$ modes and programmable field size up to 511 bits
 - DEU—Data Encryption Standard execution unit
 - DES, 3DES
 - Two key (K1, K2) or three key (K1, K2, K3)
 - ECB and CBC modes for both DES and 3DES

- Memory prefetching of PCI read accesses
- Supports posting of processor-to-PCI and PCI-to-memory writes
- PCI 3.3-V compatible
- Selectable hardware-enforced coherency
- Serial RapidIO™ interface unit
 - Supports *RapidIO™ Interconnect Specification, Revision 1.2*
 - Both 1× and 4× LP-serial link interfaces
 - Long- and short-haul electricals with selectable pre-compensation
 - Transmission rates of 1.25, 2.5, and 3.125 Gbaud (data rates of 1.0, 2.0, and 2.5 Gbps) per lane
 - Auto detection of 1- and 4-mode operation during port initialization
 - Link initialization and synchronization
 - Large and small size transport information field support selectable at initialization time
 - 34-bit addressing
 - Up to 256 bytes data payload
 - All transaction flows and priorities
 - Atomic set/clr/inc/dec for read-modify-write operations
 - Generation of IO_READ_HOME and FLUSH with data for accessing cache-coherent data at a remote memory system
 - Receiver-controlled flow control
 - Error detection, recovery, and time-out for packets and control symbols as required by the RapidIO specification
 - Register and register bit extensions as described in part VIII (Error Management) of the RapidIO specification
 - Hardware recovery only
 - Register support is not required for software-mediated error recovery.
 - Accept-all mode of operation for fail-over support
 - Support for RapidIO error injection
 - Internal LP-serial and application interface-level loopback modes
 - Memory and PHY BIST for at-speed production test
- RapidIO-compatible message unit
 - 4 Kbytes of payload per message
 - Up to sixteen 256-byte segments per message
 - Two inbound data message structures within the inbox
 - Capable of receiving three letters at any mailbox
 - Two outbound data message structures within the outbox
 - Capable of sending three letters simultaneously
 - Single segment multicast to up to 32 devIDs
 - Chaining and direct modes in the outbox

Table 1. Absolute Maximum Ratings ¹ (continued)

| Characteristic | Symbol | Max Value | Unit | Notes |
|---------------------------|------------------|------------|------|-------|
| Storage temperature range | T _{STG} | –55 to 150 | °C | — |

Notes:

- Functional and tested operating conditions are given in [Table 2](#). Absolute maximum ratings are stress ratings only, and functional operation at the maximums is not guaranteed. Stresses beyond those listed may affect device reliability or cause permanent damage to the device.
- The –0.3 to 2.75 V range is for DDR and –0.3 to 1.98 V range is for DDR2.
- The 3.63 V maximum is only supported when the port is configured in GMII, MII, RMII, or TBI modes; otherwise the 2.75 V maximum applies. See [Section 8.2, “FIFO, GMII, MII, TBI, RGMII, RMII, and RTBI AC Timing Specifications,”](#) for details on the recommended operating conditions per protocol.
- (M,L,O)V_{IN} may overshoot/undershoot to a voltage and for a maximum duration as shown in [Figure 2](#).

2.1.2 Recommended Operating Conditions

The following table provides the recommended operating conditions for this device. Note that the values in this table are the recommended and tested operating conditions. Proper device operation outside these conditions is not guaranteed.

Table 2. Recommended Operating Conditions

| Characteristic | | Symbol | Recommended Value | Unit | Notes |
|--|--|--------------------------------------|--|------|-------|
| Core supply voltage | | V _{DD} | 1.1 V ± 55 mV | V | — |
| PLL supply voltage | | AV _{DD} | 1.1 V ± 55 mV | V | 1 |
| Core power supply for SerDes transceivers | | SV _{DD} | 1.1 V ± 55 mV | V | — |
| Pad power supply for SerDes transceivers | | XV _{DD} | 1.1 V ± 55 mV | V | — |
| DDR and DDR2 DRAM I/O voltage | | GV _{DD} | 2.5 V ± 125 mV 1.8 V ± 90 mV | V | — |
| Three-speed Ethernet I/O voltage | | LV _{DD} | 3.3 V ± 165 mV 2.5 V ± 125 mV | V | 4 |
| | | TV _{DD} | 3.3 V ± 165 mV 2.5 V ± 125 mV | — | 4 |
| PCI/PCI-X, DUART, system control and power management, I ² C, Ethernet MII management, and JTAG I/O voltage | | OV _{DD} | 3.3 V ± 165 mV | V | 3 |
| Local bus I/O voltage | | BV _{DD} | 3.3 V ± 165 mV 2.5 V ± 125 mV | V | — |
| Input voltage | DDR and DDR2 DRAM signals | MV _{IN} | GND to GV _{DD} | V | 2 |
| | DDR and DDR2 DRAM reference | MV _{REF} | GND to GV _{DD} /2 | V | 2 |
| | Three-speed Ethernet signals | LV _{IN} TV _{IN} | GND to LV _{DD} GND to TV _{DD} | V | 4 |
| | Local bus signals | BV _{IN} | GND to BV _{DD} | V | — |
| | PCI, DUART, SYSClk, system control and power management, I ² C, Ethernet MII management, and JTAG signals | OV _{IN} | GND to OV _{DD} | V | 3 |

NOTE

From a system standpoint, if any of the I/O power supplies ramp prior to the V_{DD} core supply, the I/Os associated with that I/O supply may drive a logic one or zero during power-up, and extra current may be drawn by the device.

Table 19. DDR SDRAM Output AC Timing Specifications (continued)

At recommended operating conditions.

| Parameter | Symbol ¹ | Min | Max | Unit | Notes |
|-------------------|---------------------|------|-----|------|-------|
| MDQS epilogue end | t_{DDKHME} | -0.6 | 0.6 | ns | 6 |

Notes:

1. The symbols used for timing specifications follow the pattern of $t_{(\text{first two letters of functional block})(\text{signal})(\text{state})(\text{reference})(\text{state})}$ for inputs and $t_{(\text{first two letters of functional block})(\text{reference})(\text{state})(\text{signal})(\text{state})}$ for outputs. Output hold time can be read as DDR timing (DD) from the rising or falling edge of the reference clock (KH or KL) until the output went invalid (AX or DX). For example, t_{DDKHAS} symbolizes DDR timing (DD) for the time t_{MCK} memory clock reference (K) goes from the high (H) state until outputs (A) are setup (S) or output valid time. Also, t_{DDKLDX} symbolizes DDR timing (DD) for the time t_{MCK} memory clock reference (K) goes low (L) until data outputs (D) are invalid (X) or data output hold time.
2. All MCK/MCK referenced measurements are made from the crossing of the two signals ± 0.1 V.
3. ADDR/CMD includes all DDR SDRAM output signals except MCK/MCK, MCS, and MDQ/MECC/MDM/MDQS.
4. Note that t_{DDKHMH} follows the symbol conventions described in note 1. For example, t_{DDKHMH} describes the DDR timing (DD) from the rising edge of the MCK[n] clock (KH) until the MDQS signal is valid (MH). t_{DDKHMH} can be modified through control of the MDQS override bits (called WR_DATA_DELAY) in the TIMING_CFG_2 register. This is typically set to the same delay as in DDR_SDRAM_CLK_CNTL[CLK_ADJUST]. The timing parameters listed in the table assume that these 2 parameters have been set to the same adjustment value. See the *MPC8548E PowerQUICC III Integrated Processor Reference Manual* for a description and understanding of the timing modifications enabled by use of these bits.
5. Determined by maximum possible skew between a data strobe (MDQS) and any corresponding bit of data (MDQ), ECC (MECC), or data mask (MDM). The data strobe must be centered inside of the data eye at the pins of the microprocessor.
6. All outputs are referenced to the rising edge of MCK[n] at the pins of the microprocessor. Note that t_{DDKHMP} follows the symbol conventions described in note 1.

NOTE

For the ADDR/CMD setup and hold specifications in [Table 19](#), it is assumed that the clock control register is set to adjust the memory clocks by 1/2 applied cycle.

[Figure 3](#) shows the DDR SDRAM output timing for the MCK to MDQS skew measurement (t_{DDKHMH}).


**Figure 3. Timing Diagram for t_{DDKHMH}**

Figure 4 shows the DDR SDRAM output timing diagram.+




Figure 4. DDR SDRAM Output Timing Diagram

Figure 5 provides the AC test load for the DDR bus.




Figure 5. DDR AC Test Load




Figure 27. Local Bus Signals, GPCM/UPM Signals for LCCR[CLKDIV] = 8 or 16 (PLL Enabled)

14 GP_{OUT}/GP_{IN}

This section describes the DC and AC electrical specifications for the GP_{OUT}/GP_{IN} bus of the device.

14.1 GP_{OUT}/GP_{IN} Electrical Characteristics

Table 47 and Table 48 provide the DC electrical characteristics for the GP_{OUT} interface.

Table 47. GP_{OUT} DC Electrical Characteristics (3.3 V DC)

| Parameter | Symbol | Min | Max | Unit |
|--|------------------|------------------------|------|------|
| Supply voltage 3.3 V | BV _{DD} | 3.13 | 3.47 | V |
| High-level output voltage (BV _{DD} = min, I _{OH} = –2 mA) | V _{OH} | BV _{DD} – 0.2 | — | V |
| Low-level output voltage (BV _{DD} = min, I _{OL} = 2 mA) | V _{OL} | — | 0.2 | V |

Table 48. GP_{OUT} DC Electrical Characteristics (2.5 V DC)

| Parameter | Symbol | Min | Max | Unit |
|--|------------------|-----------|------------------------|------|
| Supply voltage 2.5 V | BV _{DD} | 2.37 | 2.63 | V |
| High-level output voltage (BV _{DD} = min, I _{OH} = –1 mA) | V _{OH} | 2.0 | BV _{DD} + 0.3 | V |
| Low-level output voltage (BV _{DD} min, I _{OL} = 1 mA) | V _{OL} | GND – 0.3 | 0.4 | V |

Table 49 and Table 50 provide the DC electrical characteristics for the GP_{IN} interface.

Table 49. GP_{IN} DC Electrical Characteristics (3.3 V DC)

| Parameter | Symbol | Min | Max | Unit |
|--|------------------|------|------------------------|------|
| Supply voltage 3.3 V | BV _{DD} | 3.13 | 3.47 | V |
| High-level input voltage | V _{IH} | 2 | BV _{DD} + 0.3 | V |
| Low-level input voltage | V _{IL} | –0.3 | 0.8 | V |
| Input current (BV _{IN} ¹ = 0 V or BV _{IN} = BV _{DD}) | I _{IN} | — | ±5 | μA |

Note:

1. The symbol BV_{IN}, in this case, represents the BV_{IN} symbol referenced in Table 1.

- The input amplitude of the differential clock must be between 400 and 1600 mV differential peak-peak (or between 200 and 800 mV differential peak). In other words, each signal wire of the differential pair must have a single-ended swing less than 800 mV and greater than 200 mV. This requirement is the same for both external DC- or AC-coupled connection.
- For external DC-coupled connection, as described in [Section 16.2.1, “SerDes Reference Clock Receiver Characteristics,”](#) the maximum average current requirements sets the requirement for average voltage (common mode voltage) to be between 100 and 400 mV. [Figure 40](#) shows the SerDes reference clock input requirement for DC-coupled connection scheme.
- For external AC-coupled connection, there is no common mode voltage requirement for the clock driver. Since the external AC-coupling capacitor blocks the DC level, the clock driver and the SerDes reference clock receiver operate in different command mode voltages. The SerDes reference clock receiver in this connection scheme has its common mode voltage set to SGND_SRDSn. Each signal wire of the differential inputs is allowed to swing below and above the command mode voltage (SGND_SRDSn). [Figure 41](#) shows the SerDes reference clock input requirement for AC-coupled connection scheme.
- Single-ended mode
 - The reference clock can also be single-ended. The SD_REF_CLK input amplitude (single-ended swing) must be between 400 and 800 mV peak-to-peak (from V_{min} to V_{max}) with $\overline{SD_REF_CLK}$ either left unconnected or tied to ground.
 - The SD_REF_CLK input average voltage must be between 200 and 400 mV. [Figure 42](#) shows the SerDes reference clock input requirement for single-ended signaling mode.
 - To meet the input amplitude requirement, the reference clock inputs might need to be DC- or AC-coupled externally. For the best noise performance, the reference of the clock could be DC- or AC-coupled into the unused phase ($\overline{SD_REF_CLK}$) through the same source impedance as the clock input ($\overline{SD_REF_CLK}$) in use.




Figure 40. Differential Reference Clock Input DC Requirements (External DC-Coupled)

Table 56. Differential Transmitter (TX) Output Specifications

| Symbol | Parameter | Min | Nom | Max | Unit | Comments |
|-----------------------------------|---|--------|------|--------|------|---|
| UI | Unit interval | 399.88 | 400 | 400.12 | ps | Each UI is 400 ps \pm 300 ppm. UI does not account for spread spectrum clock dictated variations. See Note 1. |
| $V_{TX-DIFFp-p}$ | Differential peak-to-peak output voltage | 0.8 | — | 1.2 | V | $V_{TX-DIFFp-p} = 2 \times V_{TX-D+} - V_{TX-D-} $. See Note 2. |
| $V_{TX-DE-RATIO}$ | De-emphasized differential output voltage (ratio) | –3.0 | –3.5 | –4.0 | dB | Ratio of the $V_{TX-DIFFp-p}$ of the second and following bits after a transition divided by the $V_{TX-DIFFp-p}$ of the first bit after a transition. See Note 2. |
| T_{TX-EYE} | Minimum TX eye width | 0.70 | — | — | UI | The maximum transmitter jitter can be derived as $T_{TX-MAX-JITTER} = 1 - T_{TX-EYE} = 0.3$ UI. See Notes 2 and 3. |
| $T_{TX-EYE-MEDIAN-to-MAX-JITTER}$ | Maximum time between the jitter median and maximum deviation from the median. | — | — | 0.15 | UI | Jitter is defined as the measurement variation of the crossing points ($V_{TX-DIFFp-p} = 0$ V) in relation to a recovered TX UI. A recovered TX UI is calculated over 3500 consecutive unit intervals of sample data. Jitter is measured using all edges of the 250 consecutive UI in the center of the 3500 UI used for calculating the TX UI. See Notes 2 and 3. |
| $T_{TX-RISE}, T_{TX-FALL}$ | D+/D– TX output rise/fall time | 0.125 | — | — | UI | See Notes 2 and 5. |
| $V_{TX-CM-ACp}$ | RMS AC peak common mode output voltage | — | — | 20 | mV | $V_{TX-CM-ACp} = \text{RMS}(V_{TXD+} + V_{TXD-} /2 - V_{TX-CM-DC})$ $V_{TX-CM-DC} = \text{DC}_{(avg)}$ of $ V_{TX-D+} + V_{TX-D-} /2$. See Note 2. |
| $V_{TX-CM-DC-ACTIVE-IDLE-DELTA}$ | Absolute delta of dc common mode voltage during L0 and electrical idle | 0 | — | 100 | mV | $ V_{TX-CM-DC} \text{ (during L0)} + V_{TX-CM-Idle-DC} \text{ (during electrical idle)} \leq 100$ mV $V_{TX-CM-DC} = \text{DC}_{(avg)}$ of $ V_{TX-D+} + V_{TX-D-} /2$ [L0] $V_{TX-CM-Idle-DC} = \text{DC}_{(avg)}$ of $ V_{TX-D+} + V_{TX-D-} /2$ [electrical idle] See Note 2. |
| $V_{TX-CM-DC-LINE-DELTA}$ | Absolute delta of DC common mode between D+ and D– | 0 | — | 25 | mV | $ V_{TX-CM-DC-D+} - V_{TX-CM-DC-D-} \leq 25$ mV $V_{TX-CM-DC-D+} = \text{DC}_{(avg)}$ of $ V_{TX-D+} $ $V_{TX-CM-DC-D-} = \text{DC}_{(avg)}$ of $ V_{TX-D-} $. See Note 2. |
| $V_{TX-IDLE-DIFFp}$ | Electrical idle differential peak output voltage | 0 | — | 20 | mV | $V_{TX-IDLE-DIFFp} = V_{TX-IDLE-D+} - V_{TX-IDLE-D-} \leq 20$ mV. See Note 2. |
| $V_{TX-RCV-DETECT}$ | The amount of voltage change allowed during receiver detection | — | — | 600 | mV | The total amount of voltage change that a transmitter can apply to sense whether a low impedance receiver is present. See Note 6. |




Figure 48. Minimum Transmitter Timing and Voltage Output Compliance Specifications

17.4.3 Differential Receiver (RX) Input Specifications

Table 57 defines the specifications for the differential input at all receivers (RXs). The parameters are specified at the component pins.

Table 57. Differential Receiver (RX) Input Specifications

| Symbol | Parameter | Min | Nom | Max | Unit | Comments |
|-----------------------------------|--|--------|-----|--------|------|---|
| UI | Unit interval | 399.88 | 400 | 400.12 | ps | Each UI is 400 ps \pm 300 ppm. UI does not account for spread spectrum clock dictated variations. See Note 1. |
| $V_{RX-DIFFp-p}$ | Differential peak-to-peak input voltage | 0.175 | — | 1.200 | V | $V_{RX-DIFFp-p} = 2 \times V_{RX-D+} - V_{RX-D-} $. See Note 2. |
| T_{RX-EYE} | Minimum receiver eye width | 0.4 | — | — | UI | The maximum interconnect media and transmitter jitter that can be tolerated by the receiver can be derived as $T_{RX-MAX-JITTER} = 1 - T_{RX-EYE} = 0.6$ UI. See Notes 2 and 3. |
| $T_{RX-EYE-MEDIAN-to-MAX-JITTER}$ | Maximum time between the jitter median and maximum deviation from the median | — | — | 0.3 | UI | Jitter is defined as the measurement variation of the crossing points ($V_{RX-DIFFp-p} = 0$ V) in relation to a recovered TX UI. A recovered TX UI is calculated over 3500 consecutive unit intervals of sample data. Jitter is measured using all edges of the 250 consecutive UI in the center of the 3500 UI used for calculating the TX UI. See Notes 2, 3, and 7. |

Table 68. Receiver AC Timing Specifications—3.125 GBaud

| Characteristic | Symbol | Range | | Unit | Notes |
|--|----------|-------|------------|--------|--|
| | | Min | Max | | |
| Differential input voltage | V_{IN} | 200 | 1600 | mVp-p | Measured at receiver |
| Deterministic jitter tolerance | J_D | 0.37 | — | UI p-p | Measured at receiver |
| Combined deterministic and random jitter tolerance | J_{DR} | 0.55 | — | UI p-p | Measured at receiver |
| Total jitter tolerance ¹ | J_T | 0.65 | — | UI p-p | Measured at receiver |
| Multiple input skew | S_{MI} | — | 22 | ns | Skew at the receiver input between lanes of a multilane link |
| Bit error rate | BER | — | 10^{-12} | | — |
| Unit interval | UI | 320 | 320 | ps | ± 100 ppm |

Note:

1. Total jitter is composed of three components, deterministic jitter, random jitter and single frequency sinusoidal jitter. The sinusoidal jitter may have any amplitude and frequency in the unshaded region of Figure 53. The sinusoidal jitter component is included to ensure margin for low frequency jitter, wander, noise, crosstalk and other variable system effects.


**Figure 53. Single Frequency Sinusoidal Jitter Limits**

Table 71. MPC8548E Pinout Listing (continued)

| Signal | Package Pin Number | Pin Type | Power Supply | Notes |
|--|--|----------|------------------|-----------|
| LSYNC_IN | F27 | I | BV _{DD} | — |
| LSYNC_OUT | F28 | O | BV _{DD} | — |
| DMA | | | | |
| DMA_DACK[0:1] | AD3, AE1 | O | OV _{DD} | 5, 9, 102 |
| DMA_DREQ[0:1] | AD4, AE2 | I | OV _{DD} | — |
| DMA_DDONE[0:1] | AD2, AD1 | O | OV _{DD} | — |
| Programmable Interrupt Controller | | | | |
| UDE | AH16 | I | OV _{DD} | — |
| MCP | AG19 | I | OV _{DD} | — |
| IRQ[0:7] | AG23, AF18, AE18, AF20, AG18, AF17, AH24, AE20 | I | OV _{DD} | — |
| IRQ[8] | AF19 | I | OV _{DD} | — |
| IRQ[9]/DMA_DREQ3 | AF21 | I | OV _{DD} | 1 |
| IRQ[10]/DMA_DACK3 | AE19 | I/O | OV _{DD} | 1 |
| IRQ[11]/DMA_DDONE3 | AD20 | I/O | OV _{DD} | 1 |
| IRQ_OUT | AD18 | O | OV _{DD} | 2, 4 |
| Ethernet Management Interface | | | | |
| EC_MDC | AB9 | O | OV _{DD} | 5, 9 |
| EC_MDIO | AC8 | I/O | OV _{DD} | — |
| Gigabit Reference Clock | | | | |
| EC_GTX_CLK125 | V11 | I | LV _{DD} | — |
| Three-Speed Ethernet Controller (Gigabit Ethernet 1) | | | | |
| TSEC1_RXD[7:0] | R5, U1, R3, U2, V3, V1, T3, T2 | I | LV _{DD} | — |
| TSEC1_TXD[7:0] | T10, V7, U10, U5, U4, V6, T5, T8 | O | LV _{DD} | 5, 9 |
| TSEC1_COL | R4 | I | LV _{DD} | — |
| TSEC1_CRS | V5 | I/O | LV _{DD} | 20 |
| TSEC1_GTX_CLK | U7 | O | LV _{DD} | — |
| TSEC1_RX_CLK | U3 | I | LV _{DD} | — |
| TSEC1_RX_DV | V2 | I | LV _{DD} | — |
| TSEC1_RX_ER | T1 | I | LV _{DD} | — |
| TSEC1_TX_CLK | T6 | I | LV _{DD} | — |
| TSEC1_TX_EN | U9 | O | LV _{DD} | 30 |
| TSEC1_TX_ER | T7 | O | LV _{DD} | — |

Table 71. MPC8548E Pinout Listing (continued)

| Signal | Package Pin Number | Pin Type | Power Supply | Notes |
|---------------------------------|--|---|------------------|-----------|
| Clock | | | | |
| RTC | AF16 | I | OV _{DD} | — |
| SYSCLK | AH17 | I | OV _{DD} | — |
| JTAG | | | | |
| TCK | AG28 | I | OV _{DD} | — |
| TDI | AH28 | I | OV _{DD} | 12 |
| TDO | AF28 | O | OV _{DD} | — |
| TMS | AH27 | I | OV _{DD} | 12 |
| TRST | AH23 | I | OV _{DD} | 12 |
| DFT | | | | |
| L1_TSTCLK | AC25 | I | OV _{DD} | 25 |
| L2_TSTCLK | AE22 | I | OV _{DD} | 25 |
| LSSD_MODE | AH20 | I | OV _{DD} | 25 |
| TEST_SEL | AH14 | I | OV _{DD} | 25 |
| Thermal Management | | | | |
| THERM0 | AG1 | — | — | 14 |
| THERM1 | AH1 | — | — | 14 |
| Power Management | | | | |
| ASLEEP | AH18 | O | OV _{DD} | 9, 19, 29 |
| Power and Ground Signals | | | | |
| GND | A11, B7, B24, C1, C3, C5, C12, C15, C26, D8, D11, D16, D20, D22, E1, E5, E9, E12, E15, E17, F4, F26, G12, G15, G18, G21, G24, H2, H6, H8, H28, J4, J12, J15, J17, J27, K7, K9, K11, K27, L3, L5, L12, L16, N11, N13, N15, N17, N19, P4, P9, P12, P14, P16, P18, R11, R13, R15, R17, R19, T4, T12, T14, T16, T18, U8, U11, U13, U15, U17, U19, V4, V12, V18, W6, W19, Y4, Y9, Y11, Y19, AA6, AA14, AA17, AA22, AA23, AB4, AC2, AC11, AC19, AC26, AD5, AD9, AD22, AE3, AE14, AF6, AF10, AF13, AG8, AG27, K28, L24, L26, N24, N27, P25, R28, T24, T26, U24, V25, W28, Y24, Y26, AA24, AA27, AB25, AC28, L21, L23, N22, P20, R23, T21, U22, V20, W23, Y21, U27 | — | — | — |
| OV _{DD} | V16, W11, W14, Y18, AA13, AA21, AB11, AB17, AB24, AC4, AC9, AC21, AD6, AD13, AD17, AD19, AE10, AE8, AE24, AF4, AF12, AF22, AF27, AG26 | Power for PCI and other standards (3.3 V) | OV _{DD} | — |

Table 73. MPC8545E Pinout Listing (continued)

| Signal | Package Pin Number | Pin Type | Power Supply | Notes |
|-------------------------------|--|----------|------------------|--------------|
| SD_TX[0:3] | M23, N21, P23, R21 | O | XV _{DD} | — |
| Reserved | W26, Y28, AA26, AB28 | — | — | 40 |
| Reserved | W25, Y27, AA25, AB27 | — | — | 40 |
| Reserved | U20, V22, W20, Y22 | — | — | 15 |
| Reserved | U21, V23, W21, Y23 | — | — | 15 |
| SD_PLL_TPD | U28 | O | XV _{DD} | 24 |
| SD_REF_CLK | T28 | I | XV _{DD} | — |
| SD_REF_CLK | T27 | I | XV _{DD} | — |
| Reserved | AC1, AC3 | — | — | 2 |
| Reserved | M26, V28 | — | — | 32 |
| Reserved | M25, V27 | — | — | 34 |
| Reserved | M20, M21, T22, T23 | — | — | 38 |
| General-Purpose Output | | | | |
| GPOUT[24:31] | K26, K25, H27, G28, H25, J26, K24, K23 | O | BV _{DD} | — |
| System Control | | | | |
| HRESET | AG17 | I | OV _{DD} | — |
| HRESET_REQ | AG16 | O | OV _{DD} | 29 |
| SRESET | AG20 | I | OV _{DD} | — |
| CKSTP_IN | AA9 | I | OV _{DD} | — |
| CKSTP_OUT | AA8 | O | OV _{DD} | 2, 4 |
| Debug | | | | |
| TRIG_IN | AB2 | I | OV _{DD} | — |
| TRIG_OUT/READY/QUIESCE | AB1 | O | OV _{DD} | 6, 9, 19, 29 |
| MSRCID[0:1] | AE4, AG2 | O | OV _{DD} | 5, 6, 9 |
| MSRCID[2:4] | AF3, AF1, AF2 | O | OV _{DD} | 6, 19, 29 |
| MDVAL | AE5 | O | OV _{DD} | 6 |
| CLK_OUT | AE21 | O | OV _{DD} | 11 |
| Clock | | | | |
| RTC | AF16 | I | OV _{DD} | — |
| SYSCLK | AH17 | I | OV _{DD} | — |
| JTAG | | | | |
| TCK | AG28 | I | OV _{DD} | — |
| TDI | AH28 | I | OV _{DD} | 12 |

Table 74. MPC8543E Pinout Listing (continued)

| Signal | Package Pin Number | Pin Type | Power Supply | Notes |
|---------------------------------|--|---|------------------|-----------|
| JTAG | | | | |
| TCK | AG28 | I | OV _{DD} | — |
| TDI | AH28 | I | OV _{DD} | 12 |
| TDO | AF28 | O | OV _{DD} | — |
| TMS | AH27 | I | OV _{DD} | 12 |
| TRST | AH23 | I | OV _{DD} | 12 |
| DFT | | | | |
| L1_TSTCLK | AC25 | I | OV _{DD} | 25 |
| L2_TSTCLK | AE22 | I | OV _{DD} | 25 |
| LSSD_MODE | AH20 | I | OV _{DD} | 25 |
| TEST_SEL | AH14 | I | OV _{DD} | 109 |
| Thermal Management | | | | |
| THERM0 | AG1 | — | — | 14 |
| THERM1 | AH1 | — | — | 14 |
| Power Management | | | | |
| ASLEEP | AH18 | O | OV _{DD} | 9, 19, 29 |
| Power and Ground Signals | | | | |
| GND | A11, B7, B24, C1, C3, C5, C12, C15, C26, D8, D11, D16, D20, D22, E1, E5, E9, E12, E15, E17, F4, F26, G12, G15, G18, G21, G24, H2, H6, H8, H28, J4, J12, J15, J17, J27, K7, K9, K11, K27, L3, L5, L12, L16, N11, N13, N15, N17, N19, P4, P9, P12, P14, P16, P18, R11, R13, R15, R17, R19, T4, T12, T14, T16, T18, U8, U11, U13, U15, U17, U19, V4, V12, V18, W6, W19, Y4, Y9, Y11, Y19, AA6, AA14, AA17, AA22, AA23, AB4, AC2, AC11, AC19, AC26, AD5, AD9, AD22, AE3, AE14, AF6, AF10, AF13, AG8, AG27, K28, L24, L26, N24, N27, P25, R28, T24, T26, U24, V25, W28, Y24, Y26, AA24, AA27, AB25, AC28, L21, L23, N22, P20, R23, T21, U22, V20, W23, Y21, U27 | — | — | — |
| OV _{DD} | V16, W11, W14, Y18, AA13, AA21, AB11, AB17, AB24, AC4, AC9, AC21, AD6, AD13, AD17, AD19, AE10, AE8, AE24, AF4, AF12, AF22, AF27, AG26 | Power for PCI and other standards (3.3 V) | OV _{DD} | — |
| LV _{DD} | N8, R7, T9, U6 | Power for TSEC1 and TSEC2 (2.5 V, 3.3 V) | LV _{DD} | — |

level must always be equivalent to V_{DD} , and preferably these voltages are derived directly from V_{DD} through a low frequency filter scheme such as the following.

There are a number of ways to reliably provide power to the PLLs, but the recommended solution is to provide independent filter circuits per PLL power supply as illustrated in Figure 57, one to each of the AV_{DD} pins. By providing independent filters to each PLL the opportunity to cause noise injection from one PLL to the other is reduced.

This circuit is intended to filter noise in the PLLs resonant frequency range from a 500 kHz to 10 MHz range. It must be built with surface mount capacitors with minimum Effective Series Inductance (ESL). Consistent with the recommendations of Dr. Howard Johnson in *High Speed Digital Design: A Handbook of Black Magic* (Prentice Hall, 1993), multiple small capacitors of equal value are recommended over a single large value capacitor.

Each circuit must be placed as close as possible to the specific AV_{DD} pin being supplied to minimize noise coupled from nearby circuits. It must be routed directly from the capacitors to the AV_{DD} pin, which is on the periphery of the footprint, without the inductance of vias.

Figure 57 through Figure 59 shows the PLL power supply filter circuits.




Figure 57. PLL Power Supply Filter Circuit with PLAT Pins




Figure 58. PLL Power Supply Filter Circuit with CORE Pins




Figure 59. PLL Power Supply Filter Circuit with PCI/LBIU Pins

The AV_{DD_SRDS} signal provides power for the analog portions of the SerDes PLL. To ensure stability of the internal clock, the power supplied to the PLL is filtered using a circuit similar to the one shown in following figure. For maximum effectiveness, the filter circuit is placed as closely as possible to the AV_{DD_SRDS} ball to ensure it filters out as much noise as possible. The ground connection must be near the AV_{DD_SRDS} ball. The 0.003- μ F capacitor is closest to the ball, followed by the two 2.2 μ F capacitors, and finally the 1 Ω resistor to the board supply plane. The capacitors are connected from AV_{DD_SRDS} to

The platform PLL ratio and e500 PLL ratio configuration pins are not equipped with these default pull-up devices.

22.9 JTAG Configuration Signals

Correct operation of the JTAG interface requires configuration of a group of system control pins as demonstrated in [Figure 63](#). Care must be taken to ensure that these pins are maintained at a valid deasserted state under normal operating conditions as most have asynchronous behavior and spurious assertion gives unpredictable results.

Boundary-scan testing is enabled through the JTAG interface signals. The $\overline{\text{TRST}}$ signal is optional in the IEEE 1149.1 specification, but it is provided on all processors built on Power Architecture technology. The device requires $\overline{\text{TRST}}$ to be asserted during power-on reset flow to ensure that the JTAG boundary logic does not interfere with normal chip operation. While the TAP controller can be forced to the reset state using only the TCK and TMS signals, generally systems assert $\overline{\text{TRST}}$ during the power-on reset flow. Simply tying $\overline{\text{TRST}}$ to $\overline{\text{HRESET}}$ is not practical because the JTAG interface is also used for accessing the common on-chip processor (COP), which implements the debug interface to the chip.

The COP function of these processors allow a remote computer system (typically, a PC with dedicated hardware and debugging software) to access and control the internal operations of the processor. The COP interface connects primarily through the JTAG port of the processor, with some additional status monitoring signals. The COP port requires the ability to independently assert $\overline{\text{HRESET}}$ or $\overline{\text{TRST}}$ in order to fully control the processor. If the target system has independent reset sources, such as voltage monitors, watchdog timers, power supply failures, or push-button switches, then the COP reset signals must be merged into these signals with logic.

The arrangement shown in [Figure 63](#) allows the COP port to independently assert $\overline{\text{HRESET}}$ or $\overline{\text{TRST}}$, while ensuring that the target can drive $\overline{\text{HRESET}}$ as well.

The COP interface has a standard header, shown in [Figure 62](#), for connection to the target system, and is based on the 0.025" square-post, 0.100" centered header assembly (often called a Berg header). The connector typically has pin 14 removed as a connector key.

The COP header adds many benefits such as breakpoints, watchpoints, register and memory examination/modification, and other standard debugger features. An inexpensive option can be to leave the COP header unpopulated until needed.

There is no standardized way to number the COP header; so emulator vendors have issued many different pin numbering schemes. Some COP headers are numbered top-to-bottom then left-to-right, while others use left-to-right then top-to-bottom. Still others number the pins counter-clockwise from pin 1 (as with an IC). Regardless of the numbering scheme, the signal placement recommended in [Figure 62](#) is common to all known emulators.

22.9.1 Termination of Unused Signals

Freescale recommends the following connections, when the JTAG interface and COP header are not used:

- $\overline{\text{TRST}}$ must be tied to $\overline{\text{HRESET}}$ through a 0 k Ω isolation resistor so that it is asserted when the system reset signal ($\overline{\text{HRESET}}$) is asserted, ensuring that the JTAG scan chain is initialized during the power-on reset flow. Freescale recommends that the COP header be designed into the system




Figure 63. JTAG Interface Connection