



#### Welcome to E-XFL.COM

#### Understanding Embedded - Microprocessors

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

#### Applications of **Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

#### Details

| Product Status                  | Active   |
|---------------------------------|--|
| Core Processor                  | PowerPC e500   |
| Number of Cores/Bus Width       | 1 Core, 32-Bit   |
| Speed                           | 1.0GHz   |
| Co-Processors/DSP               | Signal Processing; SPE, Security; SEC                        |
| RAM Controllers                 | DDR, DDR2, SDRAM   |
| Graphics Acceleration           | No   |
| Display & Interface Controllers | -  |
| Ethernet                        | 10/100/1000Mbps (4)  |
| SATA                            | -  |
| USB                             | -  |
| Voltage - I/O                   | 1.8V, 2.5V, 3.3V   |
| Operating Temperature           | -40°C ~ 105°C (TA)   |
| Security Features               | Cryptography, Random Number Generator                        |
| Package / Case                  | 783-BBGA, FCBGA  |
| Supplier Device Package         | 783-FCPBGA (29x29)   |
| Purchase URL                    | https://www.e-xfl.com/pro/item?MUrl=&PartUrl=mpc8543ecpxaqgd |
|                                 |  |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# 2.1.3 Output Driver Characteristics

The following table provides information on the characteristics of the output driver strengths. The values are preliminary estimates.

| Driver Type                           | Programmable<br>Output Impedance<br>(Ω) | Supply<br>Voltage                                    | Notes |
|---------------------------------------|---|--|-------|
| Local bus interface utilities signals | 25<br>25                                | BV <sub>DD</sub> = 3.3 V<br>BV <sub>DD</sub> = 2.5 V | 1     |
|                                       | 45(default)<br>45(default)              | BV <sub>DD</sub> = 3.3 V<br>BV <sub>DD</sub> = 2.5 V |       |
| PCI signals                           | 25                                      | OV <sub>DD</sub> = 3.3 V                             | 2     |
|                                       | 45(default)                             |  |       |
| DDR signal                            | 18<br>36 (half strength mode)           | GV <sub>DD</sub> = 2.5 V                             | 3     |
| DDR2 signal                           | 18<br>36 (half strength mode)           | GV <sub>DD</sub> = 1.8 V                             | 3     |
| TSEC/10/100 signals                   | 45                                      | L/TV <sub>DD</sub> = 2.5/3.3 V                       |       |
| DUART, system control, JTAG           | 45                                      | OV <sub>DD</sub> = 3.3 V                             | —     |
| 12C                                   | 150                                     | OV <sub>DD</sub> = 3.3 V                             | _     |

Table 3. Output Drive Capability

Notes:

1. The drive strength of the local bus interface is determined by the configuration of the appropriate bits in PORIMPSCR.

2. The drive strength of the PCI interface is determined by the setting of the PCI\_GNT1 signal at reset.

3. The drive strength of the DDR interface in half-strength mode is at  $T_i = 105^{\circ}C$  and at  $GV_{DD}$  (min).

# 2.2 Power Sequencing

The device requires its power rails to be applied in a specific sequence in order to ensure proper device operation. These requirements are as follows for power-up:

- 1. V<sub>DD</sub>, AV<sub>DD</sub>, BV<sub>DD</sub>, LV<sub>DD</sub>, OV<sub>DD</sub>, SV<sub>DD</sub>, TV<sub>DD</sub>, XV<sub>DD</sub>
- 2.  $GV_{DD}$

All supplies must be at their stable values within 50 ms.

### NOTE

Items on the same line have no ordering requirement with respect to one another. Items on separate lines must be ordered sequentially such that voltage rails on a previous step must reach 90% of their value before the voltage rails on the current step reach 10% of theirs.

## NOTE

In order to guarantee MCKE low during power-up, the above sequencing for  $GV_{DD}$  is required. If there is no concern about any of the DDR signals being in an indeterminate state during power-up, then the sequencing for  $GV_{DD}$  is not required.

### A summary of the FIFO AC specifications appears in Table 24 and Table 25.

| Parameter/Condition                                    | Symbol                              | Min | Тур | Max  | Unit |
|--|-------------------------------------|-----|-----|------|------|
| TX_CLK, GTX_CLK clock period                           | t <sub>FIT</sub>                    | 5.3 | 8.0 | 100  | ns   |
| TX_CLK, GTX_CLK duty cycle                             | t <sub>FITH</sub> /t <sub>FIT</sub> | 45  | 50  | 55   | %    |
| TX_CLK, GTX_CLK peak-to-peak jitter                    | t <sub>FITJ</sub>                   | —   | _   | 250  | ps   |
| Rise time TX_CLK (20%–80%)                             | t <sub>FITR</sub>                   | —   | _   | 0.75 | ns   |
| Fall time TX_CLK (80%–20%)                             | t <sub>FITF</sub>                   | —   | _   | 0.75 | ns   |
| FIFO data TXD[7:0], TX_ER, TX_EN setup time to GTX_CLK | t <sub>FITDV</sub>                  | 2.0 | _   | —    | ns   |
| GTX_CLK to FIFO data TXD[7:0], TX_ER, TX_EN hold time  | t <sub>FITDX</sub>                  | 0.5 | _   | 3.0  | ns   |

### Table 24. FIFO Mode Transmit AC Timing Specification

#### Table 25. FIFO Mode Receive AC Timing Specification

| Parameter/Condition                         | Symbol                              | Min | Тур | Мах  | Unit |
|---|-------------------------------------|-----|-----|------|------|
| RX_CLK clock period                         | t <sub>FIR</sub>                    | 5.3 | 8.0 | 100  | ns   |
| RX_CLK duty cycle                           | t <sub>FIRH</sub> /t <sub>FIR</sub> | 45  | 50  | 55   | %    |
| RX_CLK peak-to-peak jitter                  | t <sub>FIRJ</sub>                   | —   |     | 250  | ps   |
| Rise time RX_CLK (20%-80%)                  | t <sub>FIRR</sub>                   | —   | _   | 0.75 | ns   |
| Fall time RX_CLK (80%–20%)                  | t <sub>FIRF</sub>                   | —   | _   | 0.75 | ns   |
| RXD[7:0], RX_DV, RX_ER setup time to RX_CLK | t <sub>FIRDV</sub>                  | 1.5 | _   | _    | ns   |
| RXD[7:0], RX_DV, RX_ER hold time to RX_CLK  | t <sub>FIRDX</sub>                  | 0.5 |     |      | ns   |

#### Note:

1. The minimum cycle period of the TX\_CLK and RX\_CLK is dependent on the maximum platform frequency of the speed bins the part belongs to as well as the FIFO mode under operation. See Section 4.5, "Platform to FIFO Restrictions."

### Timing diagrams for FIFO appear in Figure 6 and Figure 7.



Figure 6. FIFO Transmit AC Timing Diagram

A timing diagram for TBI receive appears in Figure 16.



Figure 16. TBI Single-Clock Mode Receive AC Timing Diagram

# 8.2.6 RGMII and RTBI AC Timing Specifications

This table presents the RGMII and RTBI AC timing specifications.

| Parameter/Condition                                    | Symbol <sup>1</sup>                   | Min               | Тур | Max              | Unit |
|--|---------------------------------------|-------------------|-----|------------------|------|
| Data to clock output skew (at transmitter)             | t <sub>SKRGT</sub> 5                  | -500 <sup>6</sup> | 0   | 500 <sup>6</sup> | ps   |
| Data to clock input skew (at receiver) <sup>2</sup>    | t <sub>SKRGT</sub>                    | 1.0               | _   | 2.8              | ns   |
| Clock period <sup>3</sup>                              | t <sub>RGT</sub> 5                    | 7.2               | 8.0 | 8.8              | ns   |
| Duty cycle for 10BASE-T and 100BASE-TX <sup>3, 4</sup> | t <sub>RGTH</sub> /t <sub>RGT</sub> 5 | 45                | 50  | 55               | %    |
| Rise time (20%–80%)                                    | t <sub>RGTR</sub> 5                   | _                 | _   | 0.75             | ns   |
| Fall time (20%–80%)                                    | t <sub>RGTF</sub> 5                   |                   | —   | 0.75             | ns   |

### Table 33. RGMII and RTBI AC Timing Specifications

Notes:

 In general, the clock reference symbol representation for this section is based on the symbols RGT to represent RGMII and RTBI timing. For example, the subscript of t<sub>RGT</sub> represents the TBI (T) receive (RX) clock. Note also that the notation for rise (R) and fall (F) times follows the clock symbol that is being represented. For symbols representing skews, the subscript is skew (SK) followed by the clock that is being skewed (RGT).

- 2. This implies that PC board design requires clocks to be routed such that an additional trace delay of greater than 1.5 ns is added to the associated clock signal.
- 3. For 10 and 100 Mbps,  $t_{RGT}$  scales to 400 ns  $\pm$  40 ns and 40 ns  $\pm$  4 ns, respectively.
- 4. Duty cycle may be stretched/shrunk during speed changes or while transitioning to a received packet's clock domains as long as the minimum duty cycle is not violated and stretching occurs for no more than three t<sub>RGT</sub> of the lowest speed transitioned between.

5. Guaranteed by characterization.

6. In rev 1.0 silicon, due to errata, t<sub>SKRGT</sub> is -650 ps (min) and 650 ps (max). See "eTSEC 10" in the device errata document.

| Parameter   | Symbol <sup>1</sup>                 | Min | Max | Unit | Notes |
|---|-------------------------------------|-----|-----|------|-------|
| Local bus cycle time  | t <sub>LBK</sub>                    | 7.5 | 12  | ns   | 2     |
| Local bus duty cycle  | t <sub>LBKH/</sub> t <sub>LBK</sub> | 43  | 57  | %    | —     |
| LCLK[n] skew to LCLK[m] or LSYNC_OUT                                  | t <sub>LBKSKEW</sub>                | _   | 150 | ps   | 7, 8  |
| Input setup to local bus clock (except LGTA/UPWAIT)                   | t <sub>LBIVKH1</sub>                | 1.9 | —   | ns   | 3, 4  |
| LGTA/LUPWAIT input setup to local bus clock                           | t <sub>LBIVKH2</sub>                | 1.8 | —   | ns   | 3, 4  |
| Input hold from local bus clock (except LGTA/LUPWAIT)                 | t <sub>LBIXKH1</sub>                | 1.1 | —   | ns   | 3, 4  |
| LGTA/LUPWAIT input hold from local bus clock                          | t <sub>LBIXKH2</sub>                | 1.1 | —   | ns   | 3, 4  |
| LALE output transition to LAD/LDP output transition (LATCH hold time) | t <sub>LBOTOT</sub>                 | 1.5 | —   | ns   | 6     |
| Local bus clock to output valid (except LAD/LDP and LALE)             | t <sub>LBKHOV1</sub>                | _   | 2.1 | ns   | —     |
| Local bus clock to data valid for LAD/LDP                             | t <sub>LBKHOV2</sub>                |     | 2.3 | ns   | 3     |
| Local bus clock to address valid for LAD                              | t <sub>LBKHOV3</sub>                |     | 2.4 | ns   | 3     |
| Local bus clock to LALE assertion                                     | t <sub>LBKHOV4</sub>                |     | 2.4 | ns   | 3     |
| Output hold from local bus clock (except LAD/LDP and LALE)            | t <sub>LBKHOX1</sub>                | 0.8 | —   | ns   | 3     |
| Output hold from local bus clock for LAD/LDP                          | t <sub>LBKHOX2</sub>                | 0.8 | —   | ns   | 3     |
| Local bus clock to output high Impedance (except LAD/LDP and LALE)    | t <sub>LBKHOZ1</sub>                |     | 2.6 | ns   | 5     |
| Local bus clock to output high impedance for LAD/LDP                  | t <sub>LBKHOZ2</sub>                |     | 2.6 | ns   | 5     |

Table 41 describes the timing parameters of the local bus interface at  $BV_{DD} = 2.5$  V.

### Table 41. Local Bus Timing Parameters (BV<sub>DD</sub> = 2.5 V)—PLL Enabled

#### Notes:

The symbols used for timing specifications follow the pattern of t<sub>(first two letters of functional block)(signal)(state)(reference)(state) for inputs and t<sub>(first two letters of functional block)(reference)(state)(signal)(state) for outputs. For example, t<sub>LBIXKH1</sub> symbolizes local bus timing (LB) for the input (I) to go invalid (X) with respect to the time the t<sub>LBK</sub> clock reference (K) goes high (H), in this case for clock one (1). Also, t<sub>LBKH0X</sub> symbolizes local bus timing (LB) for the t<sub>LBK</sub> clock reference (K) to go high (H), with respect to the output (O) going invalid (X) or output hold time.
</sub></sub>

- 2. All timings are in reference to LSYNC\_IN for PLL enabled and internal local bus clock for PLL bypass mode.
- 3. All signals are measured from  $BV_{DD}/2$  of the rising edge of LSYNC\_IN for PLL enabled or internal local bus clock for PLL bypass mode to  $0.4 \times BV_{DD}$  of the signal in question for 3.3-V signaling levels.
- 4. Input timings are measured at the pin.

5. For purposes of active/float timing measurements, the Hi-Z or off state is defined to be when the total current delivered through the component pin is less than or equal to the leakage current specification.

- 6. t<sub>LBOTOT</sub> is a measurement of the minimum time between the negation of LALE and any change in LAD. t<sub>LBOTOT</sub> is programmed with the LBCR[AHD] parameter.
- Maximum possible clock skew between a clock LCLK[m] and a relative clock LCLK[n]. Skew measured between complementary signals at BV<sub>DD</sub>/2.
- 8. Guaranteed by design.

Figure 22 provides the AC test load for the local bus.



Figure 22. Local Bus AC Test Load

### l<sup>2</sup>C

# 13 I<sup>2</sup>C

This section describes the DC and AC electrical characteristics for the I<sup>2</sup>C interfaces of the device.

# **13.1** I<sup>2</sup>C DC Electrical Characteristics

This table provides the DC electrical characteristics for the  $I^2C$  interfaces.

## Table 45. I<sup>2</sup>C DC Electrical Characteristics

| Parameter  | Symbol              | Min                  | Мах                               | Unit | Notes |
|--|---------------------|----------------------|-----------------------------------|------|-------|
| Input high voltage level   | V <sub>IH</sub>     | $0.7 \times OV_{DD}$ | OV <sub>DD</sub> + 0.3            | V    | _     |
| Input low voltage level  | V <sub>IL</sub>     | -0.3                 | $0.3\times\text{OV}_{\text{DD}}$  | V    |       |
| Low level output voltage   | V <sub>OL</sub>     | 0                    | $0.2\times \text{OV}_{\text{DD}}$ | V    | 1     |
| Pulse width of spikes which must be suppressed by the input filter                                       | t <sub>I2KHKL</sub> | 0                    | 50                                | ns   | 2     |
| Input current each I/O pin (input voltage is between $0.1 \times OV_{DD}$ and $0.9 \times OV_{DD}$ (max) | I                   | -10                  | 10                                | μA   | 3     |
| Capacitance for each I/O pin   | CI                  |                      | 10                                | pF   | _     |

### Notes:

1. Output voltage (open drain or open collector) condition = 3 mA sink current.

- 2. See the MPC8548E PowerQUICC<sup>™</sup> III Integrated Processor Family Reference Manual, for information on the digital filter used.
- 3. I/O pins obstruct the SDA and SCL lines if  $\ensuremath{\mathsf{OV}_{\mathsf{DD}}}$  is switched off.

# **13.2** I<sup>2</sup>C AC Electrical Specifications

This table provides the AC timing parameters for the  $I^2C$  interfaces.

Table 46. I<sup>2</sup>C AC Electrical Specifications

| Parameter  | Symbol <sup>1</sup> | Min | Мах | Unit | Notes |
|--|---------------------|-----|-----|------|-------|
| SCL clock frequency  | f <sub>I2C</sub>    | 0   | 400 | kHz  | —     |
| Low period of the SCL clock  | t <sub>I2CL</sub>   | 1.3 | —   | μS   | 4     |
| High period of the SCL clock   | t <sub>I2CH</sub>   | 0.6 | —   | μS   | 4     |
| Setup time for a repeated START condition  | t <sub>I2SVKH</sub> | 0.6 | —   | μS   | 4     |
| Hold time (repeated) START condition (after this period, the first clock pulse is generated) | t <sub>I2SXKL</sub> | 0.6 | —   | μs   | 4     |
| Data setup time  | t <sub>I2DVKH</sub> | 100 | —   | ns   | 4     |
| Data input hold time:<br>CBUS compatible masters<br>I <sup>2</sup> C bus devices             | t <sub>I2DXKL</sub> | 0   |     | μS   | 2     |
| Data output delay time:  | t <sub>I2OVKL</sub> | —   | 0.9 | —    | 3     |
| Set-up time for STOP condition   | t <sub>I2PVKH</sub> | 0.6 | —   | μs   | —     |
| Bus free time between a STOP and START condition   | t <sub>I2KHDX</sub> | 1.3 | —   | μS   |       |

This table provides the PCI AC timing specifications at 66 MHz.

| Table 52. | . PCI AC | Timing | Specifications at | 66 MH |
|-----------|----------|--------|-------------------|-------|
|-----------|----------|--------|-------------------|-------|

| Parameter                               | Symbol <sup>1</sup> | Min                | Мах | Unit   | Notes    |
|---|---------------------|--------------------|-----|--------|----------|
| CLK to output valid                     | t <sub>PCKHOV</sub> | —                  | 6.0 | ns     | 2, 3     |
| Output hold from CLK                    | t <sub>PCKHOX</sub> | 2.0                | _   | ns     | 2, 10    |
| CLK to output high impedance            | t <sub>PCKHOZ</sub> | _                  | 14  | ns     | 2, 4, 11 |
| Input setup to CLK                      | <sup>t</sup> PCIVKH | 3.0                | _   | ns     | 2, 5, 10 |
| Input hold from CLK                     | t <sub>PCIXKH</sub> | 0                  | _   | ns     | 2, 5, 10 |
| REQ64 to HRESET <sup>9</sup> setup time | t <sub>PCRVRH</sub> | $10 	imes t_{SYS}$ | _   | clocks | 6, 7, 11 |
| HRESET to REQ64 hold time               | t <sub>PCRHRX</sub> | 0                  | 50  | ns     | 7, 11    |
| HRESET high to first FRAME assertion    | t <sub>PCRHFV</sub> | 10                 | _   | clocks | 8, 11    |

#### Notes:

The symbols used for timing specifications follow the pattern of t<sub>(first two letters of functional block)(signal)(state)(reference)(state) for inputs and t<sub>(first two letters of functional block)(reference)(state)(signal)(state)</sub> for outputs. For example, t<sub>PCIVKH</sub> symbolizes PCI/PCI-X timing (PC) with respect to the time the input signals (I) reach the valid state (V) relative to the SYSCLK clock, t<sub>SYS</sub>, reference (K) going to the high (H) state or setup time. Also, t<sub>PCRHFV</sub> symbolizes PCI/PCI-X timing (PC) with respect to the time hard reset (R) went high (H) relative to the frame signal (F) going to the valid (V) state.
</sub>

- 2. See the timing measurement conditions in the PCI 2.2 Local Bus Specifications.
- 3. All PCI signals are measured from  $OV_{DD}/2$  of the rising edge of SYSCLK or PCI\_CLK*n* to  $0.4 \times OV_{DD}$  of the signal in question for 3.3-V PCI signaling levels.
- 4. For purposes of active/float timing measurements, the Hi-Z or off state is defined to be when the total current delivered through the component pin is less than or equal to the leakage current specification.
- 5. Input timings are measured at the pin.
- 6. The timing parameter t<sub>SYS</sub> indicates the minimum and maximum CLK cycle times for the various specified frequencies. The system clock period must be kept within the minimum and maximum defined ranges. For values see Section 20, "Clocking."
- 7. The setup and hold time is with respect to the rising edge of HRESET.
- 8. The timing parameter t<sub>PCRHFV</sub> is a minimum of 10 clocks rather than the minimum of 5 clocks in the *PCI 2.2 Local Bus Specifications*.
- 9. The reset assertion timing requirement for  $\overline{\text{HRESET}}$  is 100 µs.
- 10. Guaranteed by characterization.
- 11.Guaranteed by design.

### Figure 35 provides the AC test load for PCI and PCI-X.



of a balanced interchange circuit and ground. In this example, for SerDes output,  $V_{cm_out} = V_{SD_TX} + V_{\overline{SD}_TX} = (A + B)/2$ , which is the arithmetic mean of the two complimentary output voltages within a differential pair. In a system, the common mode voltage may often differ from one component's output to the other's input. Sometimes, it may be even different between the receiver input and driver output circuits within the same component. It is also referred to as the DC offset.



To illustrate these definitions using real values, consider the case of a CML (current mode logic) transmitter that has a common mode voltage of 2.25 V and each of its outputs, TD and TD, has a swing that goes between 2.5 and 2.0 V. Using these values, the peak-to-peak voltage swing of each signal (TD or TD) is 500 mVp-p, which is referred as the single-ended swing for each signal. In this example, since the differential signaling environment is fully symmetrical, the transmitter output's differential swing (V<sub>OD</sub>) has the same amplitude as each signal's single-ended swing. The differential output signal ranges between 500 and -500 mV, in other words, V<sub>OD</sub> is 500 mV in one phase and -500 mV in the other phase. The peak differential voltage (V<sub>DIFFp</sub>) is 500 mV. The peak-to-peak differential voltage (V<sub>DIFFp</sub>) is 1000 mVp-p.

# 16.2 SerDes Reference Clocks

The SerDes reference clock inputs are applied to an internal PLL whose output creates the clock used by the corresponding SerDes lanes. The SerDes reference clocks inputs are SD\_REF\_CLK and SD\_REF\_CLK for PCI Express and serial RapidIO.

The following sections describe the SerDes reference clock requirements and some application information.

# 16.2.1 SerDes Reference Clock Receiver Characteristics

Figure 39 shows a receiver reference diagram of the SerDes reference clocks.

- The supply voltage requirements for  $XV_{DD SRDS2}$  are specified in Table 1 and Table 2.
- SerDes Reference clock receiver reference circuit structure:

#### **PCI Express**



Figure 48. Minimum Transmitter Timing and Voltage Output Compliance Specifications

# 17.4.3 Differential Receiver (RX) Input Specifications

Table 57 defines the specifications for the differential input at all receivers (RXs). The parameters are specified at the component pins.

| Symbol                                       | Parameter   | Min    | Nom | Max    | Unit | Comments   |
|--|---|--------|-----|--------|------|--|
| UI   | Unit interval   | 399.88 | 400 | 400.12 | ps   | Each UI is 400 ps $\pm$ 300 ppm. UI does not account<br>for spread spectrum clock dictated variations.<br>See Note 1.  |
| V <sub>RX-DIFFp-p</sub>                      | Differential<br>peak-to-peak<br>input voltage   | 0.175  | _   | 1.200  | V    | $V_{RX-DIFFp-p} = 2 \times  V_{RX-D+} - V_{RX-D-} $ . See Note 2.  |
| T <sub>RX-EYE</sub>                          | Minimum<br>receiver eye<br>width  | 0.4    | _   | _      | UI   | The maximum interconnect media and transmitter jitter that can be tolerated by the receiver can be derived as $T_{RX-MAX-JITTER} = 1 - T_{RX-EYE} = 0.6$ UI. See Notes 2 and 3.  |
| T <sub>RX-EYE-MEDIAN-to-</sub><br>MAX-JITTER | Maximum time<br>between the<br>jitter median and<br>maximum<br>deviation from<br>the median | _      | _   | 0.3    | UI   | Jitter is defined as the measurement variation of<br>the crossing points ( $V_{RX-DIFFp-p} = 0$ V) in relation<br>to a recovered TX UI. A recovered TX UI is<br>calculated over 3500 consecutive unit intervals of<br>sample data. Jitter is measured using all edges of<br>the 250 consecutive UI in the center of the<br>3500 UI used for calculating the TX UI.<br>See Notes 2, 3, and 7. |

Table 57. Differential Receiver (RX) Input Specifications

# 18.5 Explanatory Note on Transmitter and Receiver Specifications

AC electrical specifications are given for transmitter and receiver. Long- and short-run interfaces at three baud rates (a total of six cases) are described.

The parameters for the AC electrical specifications are guided by the XAUI electrical interface specified in Clause 47 of IEEE 802.3ae-2002.

XAUI has similar application goals to Serial RapidIO, as described in Section 8.1. The goal of this standard is that electrical designs for Serial RapidIO can reuse electrical designs for XAUI, suitably modified for applications at the baud intervals and reaches described herein.

# 18.6 Transmitter Specifications

LP-serial transmitter electrical and timing specifications are stated in the text and tables of this section.

The differential return loss, S11, of the transmitter in each case shall be better than:

- -10 dB for (baud frequency)/10 < Freq(f) < 625 MHz, and
- $-10 \text{ dB} + 10\log(f/625 \text{ MHz}) \text{ dB}$  for  $625 \text{ MHz} \le \text{Freq}(f) \le \text{baud}$  frequency

The reference impedance for the differential return loss measurements is  $100-\Omega$  resistive. Differential return loss includes contributions from on-chip circuitry, chip packaging, and any off-chip components related to the driver. The output impedance requirement applies to all valid output levels.

It is recommended that the 20%–80% rise/fall time of the transmitter, as measured at the transmitter output, in each case have a minimum value 60 ps.

It is recommended that the timing skew at the output of an LP-serial transmitter between the two signals that comprise a differential pair not exceed 25 ps at 1.25 GB, 20 ps at 2.50 GB, and 15 ps at 3.125 GB.

| Characteristic              | Symbol              | Range |      | Unit   | Notos   |
|-----------------------------|---------------------|-------|------|--------|---|
| Characteristic              | Symbol              | Min   | Max  | Onic   | NOIES   |
| Output voltage              | Vo                  | -0.40 | 2.30 | V      | Voltage relative to COMMON of either signal<br>comprising a differential pair |
| Differential output voltage | V <sub>DIFFPP</sub> | 500   | 1000 | mV p-p | _   |
| Deterministic jitter        | J <sub>D</sub>      | _     | 0.17 | UI p-p | _   |
| Total jitter                | J <sub>T</sub>      | _     | 0.35 | UI p-p | _   |
| Multiple output skew        | S <sub>MO</sub>     | _     | 1000 | ps     | Skew at the transmitter output between lanes of a multilane link              |
| Unit Interval               | UI                  | 800   | 800  | ps     | ±100 ppm  |

| Table 59. Short Run | Transmitter A | AC Timina | Specifications- | -1.25 GBaud |
|---------------------|---------------|-----------|-----------------|-------------|
|                     | manomittor /  | .e        | opoonnounomo    | III OBuuu   |

#### Serial RapidIO

| Table 60. Short Run Transmitter | AC Timing Specifications- | –2.5 GBaud |
|---------------------------------|---------------------------|------------|
|---------------------------------|---------------------------|------------|

| Characteristic              | Symbol              | Range |      | Unit   | Neter   |  |
|-----------------------------|---------------------|-------|------|--------|---|--|
| Characteristic              | Symbol              | Min   | Max  | Unit   | Notes   |  |
| Output voltage              | V <sub>O</sub>      | -0.40 | 2.30 | V      | Voltage relative to COMMON of either signal<br>comprising a differential pair |  |
| Differential output voltage | V <sub>DIFFPP</sub> | 500   | 1000 | mV p-p | _   |  |
| Deterministic jitter        | J <sub>D</sub>      | —     | 0.17 | UI p-p | _   |  |
| Total jitter                | J <sub>T</sub>      | —     | 0.35 | UI p-p | _   |  |
| Multiple output skew        | S <sub>MO</sub>     | —     | 1000 | ps     | Skew at the transmitter output between lanes of a multilane link              |  |
| Unit interval               | UI                  | 400   | 400  | ps     | ±100 ppm  |  |

### Table 61. Short Run Transmitter AC Timing Specifications—3.125 GBaud

| Characteristic              | Symbol              | Range |      | Unit   | Notos   |  |
|-----------------------------|---------------------|-------|------|--------|---|--|
| Characteristic              | Symbol              | Min   | Max  | onit   | NOIES   |  |
| Output voltage              | V <sub>O</sub>      | -0.40 | 2.30 | V      | Voltage relative to COMMON of either signal<br>comprising a differential pair |  |
| Differential output voltage | V <sub>DIFFPP</sub> | 500   | 1000 | mVp-p  | _   |  |
| Deterministic jitter        | J <sub>D</sub>      | _     | 0.17 | UI p-p | _   |  |
| Total jitter                | J <sub>T</sub>      | _     | 0.35 | UI p-p | _   |  |
| Multiple output skew        | S <sub>MO</sub>     |       | 1000 | ps     | Skew at the transmitter output between lanes of a multilane link              |  |
| Unit interval               | UI                  | 320   | 320  | ps     | ±100 ppm  |  |

### Table 62. Long Run Transmitter AC Timing Specifications—1.25 GBaud

| Characteristic              | Symbol              | Range |      | Unit   | Notos   |  |
|-----------------------------|---------------------|-------|------|--------|---|--|
|                             | Symbol              | Min   | Max  | ont    | Notes   |  |
| Output voltage              | V <sub>O</sub>      | -0.40 | 2.30 | V      | Voltage relative to COMMON of either signal<br>comprising a differential pair |  |
| Differential output voltage | V <sub>DIFFPP</sub> | 800   | 1600 | mVp-p  | _   |  |
| Deterministic jitter        | J <sub>D</sub>      | —     | 0.17 | UI p-p | _   |  |
| Total jitter                | J <sub>T</sub>      | —     | 0.35 | UI p-p | _   |  |
| Multiple output skew        | S <sub>MO</sub>     | —     | 1000 | ps     | Skew at the transmitter output between lanes of a multilane link              |  |
| Unit interval               | UI                  | 800   | 800  | ps     | ±100 ppm  |  |

# **19.3 Pinout Listings**

### NOTE

The DMA\_DACK[0:1] and TEST\_SEL/TEST\_SEL pins must be set to a proper state during POR configuration. See the pinlist table of the individual device for more details.

For MPC8548/47/45, GPIOs are still available on PCI1\_AD[63:32]/PC2\_AD[31:0] pins if they are not used for PCI functionality.

For MPC8545/43, eTSEC does not support 16 bit FIFO mode.

Table 71 provides the pinout listing for the MPC8548E 783 FC-PBGA package.

| Signal                        | Package Pin Number   | Pin Type | Power<br>Supply  | Notes    |
|-------------------------------|--|----------|------------------|----------|
|                               | PCI1 and PCI2 (One 64-Bit or Two 32-Bit)   |          |                  |          |
| PCI1_AD[63:32]/PCI2_AD[31:0]  | AB14, AC15, AA15, Y16, W16, AB16, AC16,<br>AA16, AE17, AA18, W18, AC17, AD16, AE16,<br>Y17, AC18, AB18, AA19, AB19, AB21, AA20,<br>AC20, AB20, AB22, AC22, AD21, AB23, AF23,<br>AD23, AE23, AC23, AC24 | I/O      | OV <sub>DD</sub> | 17       |
| PCI1_AD[31:0]                 | AH6, AE7, AF7, AG7, AH7, AF8, AH8, AE9,<br>AH9, AC10, AB10, AD10, AG10, AA10, AH10,<br>AA11, AB12, AE12, AG12, AH12, AB13, AA12,<br>AC13, AE13, Y14, W13, AG13, V14, AH13,<br>AC14, Y15, AB15          | I/O      | OV <sub>DD</sub> | 17       |
| PCI1_C_BE[7:4]/PCI2_C_BE[3:0] | AF15, AD14, AE15, AD15   | I/O      | OV <sub>DD</sub> | 17       |
| PCI1_C_BE[3:0]                | AF9, AD11, Y12, Y13  | I/O      | OV <sub>DD</sub> | 17       |
| PCI1_PAR64/PCI2_PAR           | W15  | I/O      | OV <sub>DD</sub> |          |
| PCI1_GNT[4:1]                 | AG6, AE6, AF5, AH5   | 0        | OV <sub>DD</sub> | 5, 9, 35 |
| PCI1_GNT0                     | AG5  | I/O      | OV <sub>DD</sub> | —        |
| PCI1_IRDY                     | AF11   | I/O      | OV <sub>DD</sub> | 2        |
| PCI1_PAR                      | AD12   | I/O      | OV <sub>DD</sub> | —        |
| PCI1_PERR                     | AC12   | I/O      | OV <sub>DD</sub> | 2        |
| PCI1_SERR                     | V13  | I/O      | OV <sub>DD</sub> | 2, 4     |
| PCI1_STOP                     | W12  | I/O      | OV <sub>DD</sub> | 2        |
| PCI1_TRDY                     | AG11   | I/O      | OV <sub>DD</sub> | 2        |

### Table 71. MPC8548E Pinout Listing

| Table 71 | . MPC8548E | <b>Pinout Listing</b> | (continued) |
|----------|------------|-----------------------|-------------|
|----------|------------|-----------------------|-------------|

| Signal           | Package Pin Number   | Pin Type   | Power<br>Supply  | Notes        |  |  |  |  |
|------------------|--|--|------------------|--------------|--|--|--|--|
| Clock            |  |  |                  |              |  |  |  |  |
| RTC              | AF16   | I  | OV <sub>DD</sub> | —            |  |  |  |  |
| SYSCLK           | AH17   | I  | OV <sub>DD</sub> | —            |  |  |  |  |
|                  | JTAG   |  |                  |              |  |  |  |  |
| ТСК              | AG28   | I  | OV <sub>DD</sub> | —            |  |  |  |  |
| TDI              | AH28   | I  | OV <sub>DD</sub> | 12           |  |  |  |  |
| TDO              | AF28   | 0  | OV <sub>DD</sub> | —            |  |  |  |  |
| TMS              | AH27   | ļ  | OV <sub>DD</sub> | 12           |  |  |  |  |
| TRST             | AH23   | I  | OV <sub>DD</sub> | 12           |  |  |  |  |
|                  | DFT  |  |                  |              |  |  |  |  |
| L1_TSTCLK        | AC25   | I  | OV <sub>DD</sub> | 25           |  |  |  |  |
| L2_TSTCLK        | AE22   | I  | OV <sub>DD</sub> | 25           |  |  |  |  |
| LSSD_MODE        | AH20   | I  | OV <sub>DD</sub> | 25           |  |  |  |  |
| TEST_SEL         | AH14   | I  | OV <sub>DD</sub> | 25           |  |  |  |  |
|                  | Thermal Management   |  |                  |              |  |  |  |  |
| THERM0           | AG1  | —  | —                | 14           |  |  |  |  |
| THERM1           | AH1  | —  | _                | 14           |  |  |  |  |
|                  | Power Management   |  |                  |              |  |  |  |  |
| ASLEEP           | AH18   | 0  | OV <sub>DD</sub> | 9, 19,<br>29 |  |  |  |  |
|                  | Power and Ground Signals   |  |                  |              |  |  |  |  |
| GND              | <ul> <li>A11, B7, B24, C1, C3, C5, C12, C15, C26, D8,<br/>D11, D16, D20, D22, E1, E5, E9, E12, E15, E17,</li> <li>F4, F26, G12, G15, G18, G21, G24, H2, H6, H8,<br/>H28, J4, J12, J15, J17, J27, K7, K9, K11, K27,</li> <li>L3, L5, L12, L16, N11, N13, N15, N17, N19, P4,<br/>P9, P12, P14, P16, P18, R11, R13, R15, R17,<br/>R19, T4, T12, T14, T16, T18, U8, U11, U13,</li> <li>U15, U17, U19, V4, V12, V18, W6, W19, Y4, Y9,<br/>Y11, Y19, AA6, AA14, AA17, AA22, AA23, AB4,<br/>AC2, AC11, AC19, AC26, AD5, AD9, AD22,<br/>AE3, AE14, AF6, AF10, AF13, AG8, AG27,</li> <li>K28, L24, L26, N24, N27, P25, R28, T24, T26,</li> <li>U24, V25, W28, Y24, Y26, AA24, AA27, AB25,</li> <li>AC28, L21, L23, N22, P20, R23, T21, U22, V20,<br/>W23, Y21, U27</li> </ul> |  | _                | _            |  |  |  |  |
| OV <sub>DD</sub> | V16, W11, W14, Y18, AA13, AA21, AB11,<br>AB17, AB24, AC4, AC9, AC21, AD6, AD13,<br>AD17, AD19, AE10, AE8, AE24, AF4, AF12,<br>AF22, AF27, AG26   | Power for PCI<br>and other<br>standards<br>(3.3 V) | OV <sub>DD</sub> | —            |  |  |  |  |

Package Description

| Signal                 | Package Pin Number                     | Pin Type | Power<br>Supply  | Notes           |  |  |  |
|------------------------|--|----------|------------------|-----------------|--|--|--|
| Reserved               | U20, V22, W20, Y22                     | _        | —                | 15              |  |  |  |
| Reserved               | U21, V23, W21, Y23                     | —        | —                | 15              |  |  |  |
| SD_PLL_TPD             | U28                                    | 0        | XV <sub>DD</sub> | 24              |  |  |  |
| SD_REF_CLK             | T28                                    | I        | XV <sub>DD</sub> | —               |  |  |  |
| SD_REF_CLK             | T27                                    | I        | XV <sub>DD</sub> | —               |  |  |  |
| Reserved               | AC1, AC3                               | —        | —                | 2               |  |  |  |
| Reserved               | M26, V28                               | —        | —                | 32              |  |  |  |
| Reserved               | M25, V27                               | —        | —                | 34              |  |  |  |
| Reserved               | M20, M21, T22, T23                     | —        | —                | 38              |  |  |  |
|                        | General-Purpose Output                 |          |                  |                 |  |  |  |
| GPOUT[24:31]           | K26, K25, H27, G28, H25, J26, K24, K23 | 0        | BV <sub>DD</sub> | _               |  |  |  |
|                        | System Control                         |          |                  |                 |  |  |  |
| HRESET                 | AG17                                   | I        | OV <sub>DD</sub> | _               |  |  |  |
| HRESET_REQ             | AG16                                   | 0        | OV <sub>DD</sub> | 29              |  |  |  |
| SRESET                 | AG20                                   | I        | OV <sub>DD</sub> | _               |  |  |  |
| CKSTP_IN               | AA9                                    | I        | OV <sub>DD</sub> | _               |  |  |  |
| CKSTP_OUT              | AA8                                    | 0        | OV <sub>DD</sub> | 2, 4            |  |  |  |
|                        | Debug                                  |          |                  |                 |  |  |  |
| TRIG_IN                | AB2                                    | I        | OV <sub>DD</sub> | —               |  |  |  |
| TRIG_OUT/READY/QUIESCE | AB1                                    | 0        | OV <sub>DD</sub> | 6, 9,<br>19, 29 |  |  |  |
| MSRCID[0:1]            | AE4, AG2                               | 0        | OV <sub>DD</sub> | 5, 6, 9         |  |  |  |
| MSRCID[2:4]            | AF3, AF1, AF2                          | 0        | OV <sub>DD</sub> | 6, 19,<br>29    |  |  |  |
| MDVAL                  | AE5                                    | 0        | OV <sub>DD</sub> | 6               |  |  |  |
| CLK_OUT                | AE21                                   | 0        | OV <sub>DD</sub> | 11              |  |  |  |
|                        | Clock                                  |          |                  |                 |  |  |  |
| RTC                    | AF16                                   | I        | OV <sub>DD</sub> | —               |  |  |  |
| SYSCLK                 | AH17                                   | I        | OV <sub>DD</sub> | —               |  |  |  |
| JTAG                   |  |          |                  |                 |  |  |  |
| ТСК                    | AG28                                   | I        | OV <sub>DD</sub> | —               |  |  |  |
| TDI                    | AH28                                   | Ι        | OV <sub>DD</sub> | 12              |  |  |  |
| TDO                    | AF28                                   | 0        | OV <sub>DD</sub> | _               |  |  |  |
| TMS                    | AH27                                   | I        | OV <sub>DD</sub> | 12              |  |  |  |
| TRST                   | AH23                                   | I        | OV <sub>DD</sub> | 12              |  |  |  |

### Package Description

| Signal                            | Package Pin Number  | Pin Type | Power<br>Supply  | Notes        |  |  |  |
|-----------------------------------|---|----------|------------------|--------------|--|--|--|
| MDIC[0:1]                         | A19, B19  | I/O      | GV <sub>DD</sub> | 36           |  |  |  |
|                                   | Local Bus Controller Interface  |          |                  |              |  |  |  |
| LAD[0:31]                         | E27, B20, H19, F25, A20, C19, E28, J23, A25,<br>K22, B28, D27, D19, J22, K20, D28, D25, B25,<br>E22, F22, F21, C25, C22, B23, F20, A23, A22,<br>E19, A21, D21, F19, B21 | I/O      | BV <sub>DD</sub> |              |  |  |  |
| LDP[0:3]                          | K21, C28, B26, B22  | I/O      | BV <sub>DD</sub> | _            |  |  |  |
| LA[27]                            | H21   | 0        | BV <sub>DD</sub> | 5, 9         |  |  |  |
| LA[28:31]                         | H20, A27, D26, A28  | 0        | BV <sub>DD</sub> | 5, 7, 9      |  |  |  |
| LCS[0:4]                          | J25, C20, J24, G26, A26   | 0        | BV <sub>DD</sub> | —            |  |  |  |
| LCS5/DMA_DREQ2                    | D23   | I/O      | BV <sub>DD</sub> | 1            |  |  |  |
| LCS6/DMA_DACK2                    | G20   | 0        | BV <sub>DD</sub> | 1            |  |  |  |
| LCS7/DMA_DDONE2                   | E21   | 0        | BV <sub>DD</sub> | 1            |  |  |  |
| LWE0/LBS0/LSDDQM[0]               | G25   | 0        | BV <sub>DD</sub> | 5, 9         |  |  |  |
| LWE1/LBS1/LSDDQM[1]               | C23   | 0        | BV <sub>DD</sub> | 5, 9         |  |  |  |
| LWE2/LBS2/LSDDQM[2]               | J21   | 0        | BV <sub>DD</sub> | 5, 9         |  |  |  |
| LWE3/LBS3/LSDDQM[3]               | A24   | 0        | BV <sub>DD</sub> | 5, 9         |  |  |  |
| LALE                              | H24   | 0        | BV <sub>DD</sub> | 5, 8, 9      |  |  |  |
| LBCTL                             | G27   | 0        | BV <sub>DD</sub> | 5, 8, 9      |  |  |  |
| LGPL0/LSDA10                      | F23   | 0        | BV <sub>DD</sub> | 5, 9         |  |  |  |
| LGPL1/LSDWE                       | G22   | 0        | BV <sub>DD</sub> | 5, 9         |  |  |  |
| LGPL2/LOE/LSDRAS                  | B27   | 0        | BV <sub>DD</sub> | 5, 8, 9      |  |  |  |
| LGPL3/LSDCAS                      | F24   | 0        | BV <sub>DD</sub> | 5, 9         |  |  |  |
| LGPL4/LGTA/LUPWAIT/LPBSE          | H23   | I/O      | BV <sub>DD</sub> | —            |  |  |  |
| LGPL5                             | E26   | 0        | BV <sub>DD</sub> | 5, 9         |  |  |  |
| LCKE                              | E24   | 0        | BV <sub>DD</sub> | —            |  |  |  |
| LCLK[0:2]                         | E23, D24, H22   | 0        | BV <sub>DD</sub> | —            |  |  |  |
| LSYNC_IN                          | F27   | I        | BV <sub>DD</sub> | —            |  |  |  |
| LSYNC_OUT                         | F28   | 0        | BV <sub>DD</sub> | —            |  |  |  |
|                                   | DMA   |          | I                |              |  |  |  |
| DMA_DACK[0:1]                     | AD3, AE1  | 0        | OV <sub>DD</sub> | 5, 9,<br>106 |  |  |  |
| DMA_DREQ[0:1]                     | AD4, AE2  | I        | OV <sub>DD</sub> | -            |  |  |  |
| DMA_DDONE[0:1]                    | AD2, AD1  | 0        | OV <sub>DD</sub> | -            |  |  |  |
| Programmable Interrupt Controller |   |          |                  |              |  |  |  |

Package Description

| Signal                | Package Pin Number                             | Pin Type           | Power<br>Supply    | Notes |
|-----------------------|--|--------------------|--------------------|-------|
| UDE                   | AH16   | I                  | OV <sub>DD</sub>   | —     |
| MCP                   | AG19   | I                  | OV <sub>DD</sub>   | —     |
| IRQ[0:7]              | AG23, AF18, AE18, AF20, AG18, AF17, AH24, AE20 | I                  | OV <sub>DD</sub>   | —     |
| IRQ[8]                | AF19   | I                  | OV <sub>DD</sub>   | —     |
| IRQ[9]/DMA_DREQ3      | AF21   | I                  | OV <sub>DD</sub>   | 1     |
| IRQ[10]/DMA_DACK3     | AE19   | I/O                | OV <sub>DD</sub>   | 1     |
| IRQ[11]/DMA_DDONE3    | AD20   | I/O                | OV <sub>DD</sub>   | 1     |
| IRQ_OUT               | AD18   | 0                  | OV <sub>DD</sub>   | 2, 4  |
|                       | Ethernet Management Interface                  |                    |                    |       |
| EC_MDC                | AB9  | 0                  | OV <sub>DD</sub>   | 5, 9  |
| EC_MDIO               | AC8  | I/O                | OV <sub>DD</sub>   | —     |
|                       | Gigabit Reference Clock                        |                    |                    |       |
| EC_GTX_CLK125         | V11  | I                  | LV <sub>DD</sub>   | —     |
| Th                    | ree-Speed Ethernet Controller (Gigabit Ethern  | et 1)              |                    | •     |
| TSEC1_RXD[7:0]        | R5, U1, R3, U2, V3, V1, T3, T2                 | I                  | LV <sub>DD</sub>   | —     |
| TSEC1_TXD[7:0]        | T10, V7, U10, U5, U4, V6, T5, T8               | 0                  | LV <sub>DD</sub>   | 5, 9  |
| TSEC1_COL             | R4   | I                  | LV <sub>DD</sub>   | —     |
| TSEC1_CRS             | V5   | I/O                | LV <sub>DD</sub>   | 20    |
| TSEC1_GTX_CLK         | U7   | 0                  | LV <sub>DD</sub>   | —     |
| TSEC1_RX_CLK          | U3   | I                  | LV <sub>DD</sub>   | —     |
| TSEC1_RX_DV           | V2   | I                  | LV <sub>DD</sub>   | —     |
| TSEC1_RX_ER           | T1   | I                  | LV <sub>DD</sub>   | —     |
| TSEC1_TX_CLK          | Т6   | I                  | LV <sub>DD</sub>   | —     |
| TSEC1_TX_EN           | U9   | 0                  | LV <sub>DD</sub>   | 30    |
| TSEC1_TX_ER           | T7   | 0                  | LV <sub>DD</sub>   | —     |
| GPIN[0:7]             | P2, R2, N1, N2, P3, M2, M1, N3                 | I                  | LV <sub>DD</sub>   | 103   |
| GPOUT[0:5]            | N9, N10, P8, N7, R9, N5                        | O LV <sub>DD</sub> |                    | —     |
| cfg_dram_type0/GPOUT6 | R8   | 0                  | LV <sub>DD</sub>   | 5, 9  |
| GPOUT7                | N6   | 0                  | LV <sub>DD</sub> — |       |
| Reserved              | P1   | —                  | — 104              |       |
| Reserved              | R6   |                    |                    | 104   |
| Reserved              | P6   |                    |                    | 15    |
| Reserved              | N4   |                    |                    | 105   |

| Signal                | Package Pin Number                      | Pin Type    | Power<br>Supply      | Notes    |
|-----------------------|---|-------------|----------------------|----------|
| GPOUT[0:5]            | POUT[0:5] N9, N10, P8, N7, R9, N5       |             | LV <sub>DD</sub>     | —        |
| cfg_dram_type0/GPOUT6 | type0/GPOUT6 R8                         |             | LV <sub>DD</sub>     | 5, 9     |
| GPOUT7                | 7 N6                                    |             | LV <sub>DD</sub>     | —        |
| Reserved              | P1                                      |             | 10                   |          |
| Reserved              | R6                                      | —           | 10                   |          |
| Reserved              | P6                                      |             | — 15                 |          |
| Reserved              | N4                                      | —           | — 105                |          |
| FIFO1_RXC2            | P5                                      | I           | LV <sub>DD</sub> 104 |          |
| Reserved              | R1                                      | —           | —                    | 104      |
| Reserved              | P10                                     | —           | _                    | 105      |
| FIFO1_TXC2            | P7                                      | 0           | LV <sub>DD</sub>     | 15       |
| cfg_dram_type1        | R10                                     | 0           | LV <sub>DD</sub>     | 5, 9     |
| Thr                   | ee-Speed Ethernet Controller (Gigabit I | Ethernet 3) |                      |          |
| TSEC3_TXD[3:0]        | V8, W10, Y10, W7                        | 0           | TV <sub>DD</sub>     | 5, 9, 29 |
| TSEC3_RXD[3:0]        | Y1, W3, W5, W4                          | I           | TV <sub>DD</sub>     | _        |
| TSEC3_GTX_CLK         | W8                                      | 0           | TV <sub>DD</sub>     | _        |
| TSEC3_RX_CLK          | W2                                      | I           | TV <sub>DD</sub>     | _        |
| TSEC3_RX_DV           | W1                                      | I           | TV <sub>DD</sub>     | _        |
| TSEC3_RX_ER           | Y2                                      | I           | TV <sub>DD</sub>     | _        |
| TSEC3_TX_CLK          | V10                                     | I           | TV <sub>DD</sub>     | —        |
| TSEC3_TX_EN           | V9                                      | 0           | TV <sub>DD</sub>     | 30       |
| TSEC3_TXD[7:4]        | AB8, Y7, AA7, Y8                        | 0           | TV <sub>DD</sub>     | 5, 9, 29 |
| TSEC3_RXD[7:4]        | AA1, Y3, AA2, AA4                       | I           | TV <sub>DD</sub>     | _        |
| Reserved              | AA5                                     | —           | —                    | 15       |
| TSEC3_COL             | Y5                                      | I           | TV <sub>DD</sub>     | —        |
| TSEC3_CRS             | AA3                                     | I/O         | TV <sub>DD</sub>     | 31       |
| TSEC3_TX_ER           | AB6                                     | 0           | TV <sub>DD</sub>     | —        |
|                       | DUART                                   | 1           |                      |          |
| UART_CTS[0:1]         | AB3, AC5                                | I           | OV <sub>DD</sub>     | _        |
| UART_RTS[0:1]         | AC6, AD7                                | 0           | OV <sub>DD</sub>     | —        |
| UART_SIN[0:1]         | AB5, AC7                                | I           | OV <sub>DD</sub> —   |          |
| UART_SOUT[0:1]        | AB7, AD8                                | 0           | OV <sub>DD</sub>     | —        |
|                       | I <sup>2</sup> C interface              | I           |                      |          |
| IIC1_SCL              | AG22                                    | I/O         | OV <sub>DD</sub>     | 4, 27    |

### Table 74. MPC8543E Pinout Listing (continued)

| Signal                 | Package Pin Number                       | Pin Type | Power<br>Supply  | Notes           |
|------------------------|--|----------|------------------|-----------------|
| IIC1_SDA               | AG21                                     | I/O      | OV <sub>DD</sub> | 4, 27           |
| IIC2_SCL               | AG15                                     | I/O      | OV <sub>DD</sub> | 4, 27           |
| IIC2_SDA               | AG14                                     | I/O      | OV <sub>DD</sub> | 4, 27           |
|                        | SerDes                                   |          |                  |                 |
| SD_RX[0:7]             | M28, N26, P28, R26, W26, Y28, AA26, AB28 | I        | XV <sub>DD</sub> | —               |
| SD_RX[0:7]             | M27, N25, P27, R25, W25, Y27, AA25, AB27 | I        | XV <sub>DD</sub> | —               |
| SD_TX[0:7]             | M22, N20, P22, R20, U20, V22, W20, Y22   | 0        | XV <sub>DD</sub> | —               |
| SD_TX[0:7]             | M23, N21, P23, R21, U21, V23, W21, Y23   | 0        | XV <sub>DD</sub> | —               |
| SD_PLL_TPD             | U28                                      | 0        | XV <sub>DD</sub> | 24              |
| SD_REF_CLK             | T28                                      | I        | XV <sub>DD</sub> | —               |
| SD_REF_CLK             | T27                                      | I        | XV <sub>DD</sub> | —               |
| Reserved               | AC1, AC3                                 |          | _                | 2               |
| Reserved               | M26, V28                                 | _        | _                | 32              |
| Reserved               | M25, V27                                 | _        | _                | 34              |
| Reserved               | M20, M21, T22, T23                       |          | —                | 38              |
|                        | General-Purpose Output                   |          |                  |                 |
| GPOUT[24:31]           | K26, K25, H27, G28, H25, J26, K24, K23   | 0        | BV <sub>DD</sub> | —               |
|                        | System Control                           |          |                  |                 |
| HRESET                 | AG17                                     | I        | OV <sub>DD</sub> | —               |
| HRESET_REQ             | AG16                                     | 0        | OV <sub>DD</sub> | 29              |
| SRESET                 | AG20                                     | I        | OV <sub>DD</sub> | —               |
| CKSTP_IN               | AA9                                      | I        | OV <sub>DD</sub> | —               |
| CKSTP_OUT              | AA8                                      | 0        | OV <sub>DD</sub> | 2, 4            |
|                        | Debug                                    |          |                  | •               |
| TRIG_IN                | AB2                                      | I        | OV <sub>DD</sub> | —               |
| TRIG_OUT/READY/QUIESCE | AB1                                      | 0        | OV <sub>DD</sub> | 6, 9, 19,<br>29 |
| MSRCID[0:1]            | AE4, AG2                                 | 0        | OV <sub>DD</sub> | 5, 6, 9         |
| MSRCID[2:4]            | AF3, AF1, AF2                            | 0        | OV <sub>DD</sub> | 6, 19, 29       |
| MDVAL                  | AE5                                      | 0        | OV <sub>DD</sub> | 6               |
| CLK_OUT                | AE21                                     | 0        | OV <sub>DD</sub> | 11              |
| Clock                  |  |          |                  |                 |
| RTC                    | AF16                                     | I        | OV <sub>DD</sub> | —               |
| SYSCLK                 | AH17                                     | I        | OV <sub>DD</sub> |                 |

### System Design Information



Figure 61. Driver Impedance Measurement

This table summarizes the signal impedance targets. The driver impedances are targeted at minimum  $V_{DD}$ , nominal  $OV_{DD}$ , 105°C.

**Table 86. Impedance Characteristics** 

| Impedance      | Local Bus, Ethernet, DUART, Control,<br>Configuration, Power Management | PCI       | DDR DRAM  | Symbol         | Unit |
|----------------|---|-----------|-----------|----------------|------|
| R <sub>N</sub> | 43 Target   | 25 Target | 20 Target | Z <sub>0</sub> | W    |
| R <sub>P</sub> | 43 Target   | 25 Target | 20 Target | Z <sub>0</sub> | W    |

**Note:** Nominal supply voltages. See Table 1,  $T_i = 105^{\circ}C$ .

# 22.8 Configuration Pin Muxing

The device provides the user with power-on configuration options which can be set through the use of external pull-up or pull-down resistors of  $4.7 \text{ k}\Omega$  on certain output pins (see customer visible configuration pins). These pins are generally used as output only pins in normal operation.

While  $\overline{\text{HRESET}}$  is asserted however, these pins are treated as inputs. The value presented on these pins while  $\overline{\text{HRESET}}$  is asserted, is latched when  $\overline{\text{HRESET}}$  deasserts, at which time the input receiver is disabled and the I/O circuit takes on its normal function. Most of these sampled configuration pins are equipped with an on-chip gated resistor of approximately 20 k $\Omega$ . This value must permit the 4.7-k $\Omega$  resistor to pull the configuration pin to a valid logic low level. The pull-up resistor is enabled only during  $\overline{\text{HRESET}}$  (and for platform/system clocks after  $\overline{\text{HRESET}}$  deassertion to ensure capture of the reset value). When the input receiver is disabled the pull-up is also, thus allowing functional operation of the pin as an output with minimal signal quality or delay disruption. The default value for all configuration bits treated this way has been encoded such that a high voltage level puts the device into the default state and external resistors are needed only when non-default settings are required by the user.

Careful board layout with stubless connections to these pull-down resistors coupled with the large value of the pull-down resistor minimizes the disruption of signal quality or speed for output pins thus configured.

| Rev.<br>Number | Date    | Substantive Change(s)  |
|----------------|---------|--|
| 4              | 04/2009 | <ul> <li>In Table 1, "Absolute Maximum Ratings <sup>1</sup>," and in Table 2, "Recommended Operating Conditions," moved text, "MII management voltage" from LV<sub>DD</sub>/TV<sub>DD</sub> to OV<sub>DD</sub>, added "Ethernet management" to OVDD row of input voltage section.</li> <li>In Table 5, "SYSCLK AC Timing Specifications," added notes 7 and 8 to SYSCLK frequency and cycle</li> </ul>   |
|                |         | <ul> <li>time.</li> <li>In Table 36, "MII Management DC Electrical Characteristics," changed all instances of LV<sub>DD</sub>/OV<sub>DD</sub> to OV<sub>DD</sub>.</li> <li>Modified Section 16, "High-Speed Serial Interfaces (HSSI)," to reflect that there is only one SerDes.</li> <li>Modified DDR clk rate min from 133 to 166 MHz.</li> <li>Modified note in Table 75, "Processor Core Clocking Specifications (MPC8548E and MPC8547E), "."</li> <li>In Table 56, "Differential Transmitter (TX) Output Specifications," modified equations in Comments column, and changed all instances of "LO" to "LO." Also added note 8.</li> <li>In Table 57, "Differential Receiver (RX) Input Specifications," modified equations in Comments column, and in note 3, changed "TRX-EYE-MEDIAN-to-MAX-JITTER," to "T<sub>RX-EYE-MEDIAN-to-MAX-JITTER</sub>."</li> <li>Modified Table 83, "Frequency Options of SYSCLK with Respect to Memory Bus Speeds."</li> <li>Added a note on Section 4.1, "System Clock Timing," to limit the SYSCLK to 100 MHz if the core</li> </ul> |
|                |         | <ul> <li>frequency is less than 1200 MHz</li> <li>In Table 71, "MPC8548E Pinout ListingTable 72, "MPC8547E Pinout ListingTable 73, "MPC8545E Pinout ListingTable 74, "MPC8543E Pinout Listing," added note 5 to LA[28:31].</li> <li>Added note to Table 83, "Frequency Options of SYSCLK with Respect to Memory Bus Speeds."</li> </ul>  |
| 3              | 01/2009 | <ul> <li>[Section 4.6, "Platform Frequency Requirements for PCI-Express and Serial RapidIO." Changed minimum frequency equation to be 527 MHz for PCI x8.</li> <li>In Table 5, added note 7.</li> <li>Section 4.5, "Platform to FIFO Restrictions." Changed platform clock frequency to 4.2.</li> <li>Section 8.1, "Enhanced Three-Speed Ethernet Controller (eTSEC) (10/100/1Gb Mbps)—GMII/MII/TBI/RGMII/RTBI/RMII Electrical Characteristics." Added MII after GMII and add 'or 2.5 V' after 3.3 V.</li> <li>In Table 23, modified table title to include GMII, MII, RMII, and TBI.</li> <li>In Table 24 and Table 25, changed clock period minimum to 5.3.</li> <li>In Table 25, added a note</li> </ul>  |
|                |         | <ul> <li>In Table 25, added a note.</li> <li>In Table 26, Table 27, Table 28, Table 29, and Table 30, removed subtitle from table title.</li> <li>In Table 30 and Figure 15, changed all instances of PMA to TSEC<i>n</i>.</li> <li>In Section 8.2.5, "TBI Single-Clock Mode AC Specifications." Replaced first paragraph.</li> <li>In Table 34, Table 35, Figure 18, and Figure 20, changed all instances of REF_CLK to TSEC<i>n</i>_TX_CLK.</li> <li>In Table 36, changed all instances of OVpp to LVpp.</li> </ul>  |
|                |         | <ul> <li>In Table 37, "MII Management AC Timing Specifications," changed MDC minimum clock pulse width high from 32 to 48 ns.</li> <li>Added new section, Section 16, "High-Speed Serial Interfaces (HSSI)."</li> <li>Section 16.1, "DC Requirements for PCI Express SD_REF_CLK and SD_REF_CLK." Added new paragraph.</li> <li>Section 17.1, "DC Requirements for Serial RapidIO SD_REF_CLK and SD_REF_CLK." Added new paragraph.</li> <li>Added information to Figure 63, both in figure and in note.</li> <li>Section 22.3, "Decoupling Recommendations." Modified the recommendation.</li> </ul>  |
|                |         | Table 87, "Part Numbering Nomenclature." In Silicon Version column added Ver. 2.1.2.   |

### Table 88. Document Revision History (continued)

| Rev.<br>Number | Date    | Substantive Change(s)   |
|----------------|---------|---|
| 2              | 04/2008 | <ul> <li>Removed 1:1 support on Table 82, "e500 Core to CCB Clock Ratio."</li> <li>Removed MDM from Table 18, "DDR SDRAM Input AC Timing Specifications." MDM is an Output.</li> <li>Figure 57, "PLL Power Supply Filter Circuit with PLAT Pins" (AVDD_PLAT).</li> <li>Figure 58, "PLL Power Supply Filter Circuit with CORE Pins" (AVDD_CORE).</li> <li>Split Figure 59, "PLL Power Supply Filter Circuit with PCI/LBIU Pins," (formerly called just "PLL Power Supply Filter Circuit with PCI/LBIU Pins," (formerly called just "PLL Power Supply Filter Circuit with PCI/LBIU Pins," (formerly called just "PLL Power Supply Filter Circuit.") into three figures: the original (now specific for AVDD_PCI/AVDD_LBIU) and two new ones.</li> </ul>   |
| 1              | 10/2007 | <ul> <li>Adjusted maximum SYSCLK frequency down in Table 5, "SYSCLK AC Timing Specifications" per device erratum GEN-13.</li> <li>Clarified notes to Table 6, "EC_GTX_CLK125 AC Timing Specifications."</li> <li>Added Section 4.4, "PCI/PCL-X Reference Clock Timing."</li> <li>Clarified descriptions and added PCI/PCI-X to Table 9, "PLL Lock Times."</li> <li>Removed support for 266 and 200 Mbps data rates per device erratum GEN-13 in Section 6, "DDR and DDR2 SDRAM."</li> <li>Clarified Note 4 of Table 19, "DDR SDRAM Output AC Timing Specifications."</li> <li>Clarified Note 4 of Table 19, "DDR SDRAM Output AC Timing Specifications."</li> <li>Clarified Note 4 of Table 19, "DDR SDRAM Output AC Timing Specifications."</li> <li>Clarified Note 4 of Table 29, "GMII, MII, RMII, and TBI DC Electrical Characteristics."</li> <li>Corrected V<sub>IL</sub>(max) in Table 22, "GMII, MII, RMII, TBI, RGMII, RTBI, and FIFO DC Electrical Characteristics."</li> <li>Removed DC parameters from Table 24, Table 25, Table 26, Table 27, Table 28, Table 29, Table 32, Table 34, and Table 35.</li> <li>Corrected V<sub>IH</sub>(min) in Table 36, "MII Management DC Electrical Characteristics."</li> <li>Corrected V<sub>IH</sub>(min) in Table 37, "MII Management AC Timing Specifications."</li> <li>Updated parameter descriptions for t<sub>LBIVKH1</sub>, t<sub>LBIVKH2</sub>, t<sub>LBIXKH1</sub>, and t<sub>LBIXKH2</sub> in Table 40, "Local Bus Timing Parameters (BV<sub>DD</sub> = 3.5 V)—PLL Enabled" and Table 40, "Local Bus Timing Parameters (BV<sub>DD</sub> = 3.5 V)—PLL Enabled."</li> <li>Updated parameter descriptions for t<sub>LBIVKH1</sub>, t<sub>LBIVKL2</sub>, t<sub>LBIXKH1</sub>, and t<sub>LBIXKL2</sub> in Table 42, "Local Bus Timing Parameters —PLL Bypassed." Note that t<sub>LBIVKL2</sub> and t<sub>LBIXKL2</sub> in Table 42, "Local Bus Signals (PLL Bypass Mode)."</li> <li>Added LUPWAIT signal to Figure 23, "Local Bus Signals (PLL Enabled)" and Figure 24, "Local Bus Signals (PLL Bypass Mode)."</li> <li>Added LOPWAIT assertion in Figure 26, Figure 27 and Figure 28.</li> <li>Carrified the PCI reference clock in Section 15.2, "PCI/PCI-X AC Electrical Specifications"</li> <li>Added LOP</li></ul> |
| 0              | 07/2007 | Initial Release   |

### Table 88. Document Revision History (continued)