
E·XFL



Welcome to E-XFL.COM

Understanding Embedded - Microprocessors

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

Applications of **Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

Details

| Product Status | Obsolete |
|---------------------------------|--|
| Core Processor | PowerPC e500 |
| Number of Cores/Bus Width | 1 Core, 32-Bit |
| Speed | 1.2GHz |
| Co-Processors/DSP | Signal Processing; SPE |
| RAM Controllers | DDR, DDR2, SDRAM |
| Graphics Acceleration | No |
| Display & Interface Controllers | - |
| Ethernet | 10/100/1000Mbps (4) |
| SATA | |
| USB | |
| Voltage - I/O | 1.8V, 2.5V, 3.3V |
| Operating Temperature | 0°C ~ 105°C (TA) |
| Security Features | - |
| Package / Case | 783-BBGA, FCBGA |
| Supplier Device Package | 783-FCBGA (29x29) |
| Purchase URL | https://www.e-xfl.com/product-detail/nxp-semiconductors/mpc8547vuatg |
| | |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Overview

- Memory prefetching of PCI read accesses
- Supports posting of processor-to-PCI and PCI-to-memory writes
- PCI 3.3-V compatible
- Selectable hardware-enforced coherency
- Serial RapidIO[™] interface unit
 - Supports RapidIO[™] Interconnect Specification, Revision 1.2
 - Both $1 \times$ and $4 \times$ LP-serial link interfaces
 - Long- and short-haul electricals with selectable pre-compensation
 - Transmission rates of 1.25, 2.5, and 3.125 Gbaud (data rates of 1.0, 2.0, and 2.5 Gbps) per lane
 - Auto detection of 1- and 4-mode operation during port initialization
 - Link initialization and synchronization
 - Large and small size transport information field support selectable at initialization time
 - 34-bit addressing
 - Up to 256 bytes data payload
 - All transaction flows and priorities
 - Atomic set/clr/inc/dec for read-modify-write operations
 - Generation of IO_READ_HOME and FLUSH with data for accessing cache-coherent data at a remote memory system
 - Receiver-controlled flow control
 - Error detection, recovery, and time-out for packets and control symbols as required by the RapidIO specification
 - Register and register bit extensions as described in part VIII (Error Management) of the RapidIO specification
 - Hardware recovery only
 - Register support is not required for software-mediated error recovery.
 - Accept-all mode of operation for fail-over support
 - Support for RapidIO error injection
 - Internal LP-serial and application interface-level loopback modes
 - Memory and PHY BIST for at-speed production test
- RapidIO-compatible message unit
 - 4 Kbytes of payload per message
 - Up to sixteen 256-byte segments per message
 - Two inbound data message structures within the inbox
 - Capable of receiving three letters at any mailbox
 - Two outbound data message structures within the outbox
 - Capable of sending three letters simultaneously
 - Single segment multicast to up to 32 devIDs
 - Chaining and direct modes in the outbox

| Characteristic | Symbol | Max Value | Unit | Notes |
|---------------------------|------------------|------------|------|-------|
| Storage temperature range | T _{STG} | -55 to 150 | °C | _ |

Table 1. Absolute Maximum Ratings ¹ (continued)

Notes:

- 1. Functional and tested operating conditions are given in Table 2. Absolute maximum ratings are stress ratings only, and functional operation at the maximums is not guaranteed. Stresses beyond those listed may affect device reliability or cause permanent damage to the device.
- 2. The -0.3 to 2.75 V range is for DDR and -0.3 to 1.98 V range is for DDR2.
- 3. The 3.63 V maximum is only supported when the port is configured in GMII, MII, RMII, or TBI modes; otherwise the 2.75 V maximum applies. See Section 8.2, "FIFO, GMII, MII, TBI, RGMII, RMII, and RTBI AC Timing Specifications," for details on the recommended operating conditions per protocol.
- 4. (M,L,O)V_{IN} may overshoot/undershoot to a voltage and for a maximum duration as shown in Figure 2.

2.1.2 Recommended Operating Conditions

The following table provides the recommended operating conditions for this device. Note that the values in this table are the recommended and tested operating conditions. Proper device operation outside these conditions is not guaranteed.

| | Characteristic | Symbol | Recommended Value | Unit | Notes |
|----------------------------------|--|--------------------------------------|--|------|-------|
| Core supply volta | age | V _{DD} | 1.1 V ± 55 mV | V | — |
| PLL supply voltage | ge | AV _{DD} | 1.1 V ± 55 mV | V | 1 |
| Core power supp | ly for SerDes transceivers | SV _{DD} | 1.1 V ± 55 mV | V | — |
| Pad power suppl | y for SerDes transceivers | XV _{DD} | 1.1 V ± 55 mV | V | — |
| DDR and DDR2 | DRAM I/O voltage | GV _{DD} | 2.5 V ± 125 mV 1.8 V ± 90 mV | V | |
| Three-speed Ethernet I/O voltage | | | 3.3 V ± 165 mV 2.5 V ± 125 mV | V | 4 |
| | | TV _{DD} | 3.3 V ± 165 mV 2.5 V ± 125 mV | _ | 4 |
| | RT, system control and power management, I ² C, nagement, and JTAG I/O voltage | OV _{DD} | 3.3 V ± 165 mV | V | 3 |
| Local bus I/O vol | tage | BV _{DD} | 3.3 V ± 165 mV 2.5 V ± 125 mV | V | |
| Input voltage | DDR and DDR2 DRAM signals | MV _{IN} | GND to GV _{DD} | V | 2 |
| | DDR and DDR2 DRAM reference | MV _{REF} | GND to GV _{DD} /2 | V | 2 |
| Three-speed Ethernet signals | | LV _{IN} TV _{IN} | GND to LV _{DD} GND to TV _{DD} | V | 4 |
| Local bus signals | | BV _{IN} | GND to BV _{DD} | V | — |
| | PCI, DUART, SYSCLK, system control and power management, I ² C, Ethernet MII management, and JTAG signals | OV _{IN} | GND to OV _{DD} | V | 3 |

Table 2. Recommended Operating Conditions

Power Characteristics

Power Characteristics 3

The estimated typical power dissipation for the core complex bus (CCB) versus the core frequency for this family of PowerQUICC III devices is shown in the following table.

| CCB Frequency ¹ | Core Frequency | SLEEP ² | Typical-65 ³ | Typical-105 ⁴ | Maximum ⁵ | Unit |
|----------------------------|----------------|--------------------|-------------------------|--------------------------|----------------------|------|
| 400 | 800 | 2.7 | 4.6 | 7.5 | 8.1 | W |
| | 1000 | 2.7 | 5.0 | 7.9 | 8.5 | W |
| | 1200 | 2.7 | 5.4 | 8.3 | 8.9 | |
| 500 | 1500 | 11.5 | 13.6 | 16.5 | 18.6 | W |
| 533 | 1333 | 6.2 | 7.9 | 10.8 | 12.8 | W |

Table 4. Device Power Dissipation

Notes:

1. CCB frequency is the SoC platform frequency, which corresponds to the DDR data rate.

2. SLEEP is based on V_{DD} = 1.1 V, T_i = 65°C.

3. Typical-65 is based on $V_{DD} = 1.1 \text{ V}$, $T_j = 65^{\circ}\text{C}$, running Dhrystone. 4. Typical-105 is based on $V_{DD} = 1.1 \text{ V}$, $T_j = 105^{\circ}\text{C}$, running Dhrystone. 5. Maximum is based on $V_{DD} = 1.1 \text{ V}$, $T_j = 105^{\circ}\text{C}$, running a smoke test.

6.2 DDR SDRAM AC Electrical Characteristics

This section provides the AC electrical characteristics for the DDR SDRAM interface. The DDR controller supports both DDR1 and DDR2 memories. DDR1 is supported with the following AC timings at data rates of 333 MHz. DDR2 is supported with the following AC timings at data rates down to 333 MHz.

6.2.1 DDR SDRAM Input AC Timing Specifications

This table provides the input AC timing specifications for the DDR SDRAM when $GV_{DD}(typ) = 1.8 \text{ V}$.

Table 16. DDR2 SDRAM Input AC Timing Specifications for 1.8-V Interface

At recommended operating conditions

| Parameter | Symbol | Min | Мах | Unit |
|-----------------------|-----------------|--------------------------|--------------------------|------|
| AC input low voltage | V _{IL} | — | MV _{REF} – 0.25 | V |
| AC input high voltage | V _{IH} | MV _{REF} + 0.25 | _ | V |

Table 17 provides the input AC timing specifications for the DDR SDRAM when $GV_{DD}(typ) = 2.5 \text{ V}$.

Table 17. DDR SDRAM Input AC Timing Specifications for 2.5-V Interface

At recommended operating conditions.

| Parameter | Symbol | Min | Мах | Unit |
|-----------------------|-----------------|--------------------------|--------------------------|------|
| AC input low voltage | V _{IL} | — | MV _{REF} – 0.31 | V |
| AC input high voltage | V _{IH} | MV _{REF} + 0.31 | _ | V |

This table provides the input AC timing specifications for the DDR SDRAM interface.

Table 18. DDR SDRAM Input AC Timing Specifications

At recommended operating conditions.

| Parameter | Symbol | Min | Мах | Unit | Notes |
|--|--------|----------------------|-------------------|------|-------|
| Controller Skew for MDQS—MDQ/MECC 533 MHz 400 MHz 333 MHz | | -300 -365 -390 | 300 365 390 | ps | 1, 2 |

Notes:

1. t_{CISKEW} represents the total amount of skew consumed by the controller between MDQS[n] and any corresponding bit that is captured with MDQS[n]. This must be subtracted from the total timing budget.

 The amount of skew that can be tolerated from MDQS to a corresponding MDQ signal is called t_{DISKEW}. This can be determined by the following equation: t_{DISKEW} = ± (T/4 – abs(t_{CISKEW})) where T is the clock period and abs(t_{CISKEW}) is the absolute value of t_{CISKEW}. Figure 14 shows the TBI transmit AC timing diagram.




Figure 14. TBI Transmit AC Timing Diagram

8.2.4.2 TBI Receive AC Timing Specifications

This table provides the TBI receive AC timing specifications.

| Table 31. TBI Receive AC | Timing Specifications |
|--------------------------|-----------------------|
|--------------------------|-----------------------|

| Parameter/Condition | Symbol ¹ | Min | Тур | Мах | Unit |
|--|-------------------------------------|-----|------|-----|------|
| TSECn_RX_CLK[0:1] clock period | t _{TRX} | — | 16.0 | _ | ns |
| TSECn_RX_CLK[0:1] skew | t _{SKTRX} | 7.5 | _ | 8.5 | ns |
| TSECn_RX_CLK[0:1] duty cycle | t _{TRXH} /t _{TRX} | 40 | _ | 60 | % |
| RCG[9:0] setup time to rising TSECn_RX_CLK | t _{TRDVKH} | 2.5 | _ | _ | ns |
| RCG[9:0] hold time to rising TSEC <i>n</i> _RX_CLK | t _{TRDXKH} | 1.5 | _ | _ | ns |
| TSECn_RX_CLK[0:1] clock rise time (20%–80%) | t _{TRXR} ² | 0.7 | _ | 2.4 | ns |
| TSEC <i>n</i> _RX_CLK[0:1] clock fall time (80%–20%) | t _{TRXF} ² | 0.7 | | 2.4 | ns |

Notes:

1. The symbols used for timing specifications follow the pattern of t_{(first two letters of functional block)(signal)(state)(reference)(state) for inputs and t_{(first two letters of functional block)(reference)(state)(signal)(state)} for outputs. For example, t_{TRDVKH} symbolizes TBI receive timing (TR) with respect to the time data input signals (D) reach the valid state (V) relative to the t_{TRX} clock reference (K) going to the high (H) state or setup time. Also, t_{TRDXKH} symbolizes TBI receive timing (TR) with respect to the time data input signals (D) went invalid (X) relative to the t_{TRX} clock reference (K) going to the high (H) state. Note that, in general, the clock reference symbol representation is based on three letters representing the clock of a particular functional. For example, the subscript of t_{TRX} represents the TBI (T) receive (RX) clock. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall). For symbols representing skews, the subscript is skew (SK) followed by the clock that is being skewed (TRX).}

2. Guaranteed by design.

Local Bus






Figure 26. Local Bus Signals, GPCM/UPM Signals for LCCR[CLKDIV] = 4 (PLL Bypass Mode)

JTAG

Figure 31 provides the $\overline{\text{TRST}}$ timing diagram.









Figure 32. Boundary-Scan Timing Diagram

of a balanced interchange circuit and ground. In this example, for SerDes output, $V_{cm_out} = V_{SD_TX} + V_{\overline{SD}_TX} = (A + B)/2$, which is the arithmetic mean of the two complimentary output voltages within a differential pair. In a system, the common mode voltage may often differ from one component's output to the other's input. Sometimes, it may be even different between the receiver input and driver output circuits within the same component. It is also referred to as the DC offset.



To illustrate these definitions using real values, consider the case of a CML (current mode logic) transmitter that has a common mode voltage of 2.25 V and each of its outputs, TD and TD, has a swing that goes between 2.5 and 2.0 V. Using these values, the peak-to-peak voltage swing of each signal (TD or TD) is 500 mVp-p, which is referred as the single-ended swing for each signal. In this example, since the differential signaling environment is fully symmetrical, the transmitter output's differential swing (V_{OD}) has the same amplitude as each signal's single-ended swing. The differential output signal ranges between 500 and -500 mV, in other words, V_{OD} is 500 mV in one phase and -500 mV in the other phase. The peak differential voltage (V_{DIFFp}) is 500 mV. The peak-to-peak differential voltage (V_{DIFFp}) is 1000 mVp-p.

16.2 SerDes Reference Clocks

The SerDes reference clock inputs are applied to an internal PLL whose output creates the clock used by the corresponding SerDes lanes. The SerDes reference clocks inputs are SD_REF_CLK and SD_REF_CLK for PCI Express and serial RapidIO.

The following sections describe the SerDes reference clock requirements and some application information.

16.2.1 SerDes Reference Clock Receiver Characteristics

Figure 39 shows a receiver reference diagram of the SerDes reference clocks.

- The supply voltage requirements for $XV_{DD SRDS2}$ are specified in Table 1 and Table 2.
- SerDes Reference clock receiver reference circuit structure:

| Symbol | Parameter | Min | Nom | Мах | Unit | Comments |
|--|--|--------|------|--------|------|--|
| UI | Unit interval | 399.88 | 400 | 400.12 | ps | Each UI is 400 ps ± 300 ppm. UI does not account for spread spectrum clock dictated variations. See Note 1. |
| V _{TX-DIFFp-p} | Differential peak-to-peak output voltage | 0.8 | — | 1.2 | V | $V_{TX-DIFFp-p} = 2 \times V_{TX-D+} - V_{TX-D-} $. See Note 2. |
| V _{TX-DE-RATIO} | De-emphasized differential output voltage (ratio) | -3.0 | -3.5 | -4.0 | dB | Ratio of the $V_{TX-DIFFp-p}$ of the second and following bits after a transition divided by the $V_{TX-DIFFp-p}$ of the first bit after a transition. See Note 2. |
| T _{TX-EYE} | Minimum TX eye width | 0.70 | _ | _ | UI | The maximum transmitter jitter can be derived as $T_{TX-MAX-JITTER} = 1 - T_{TX-EYE} = 0.3$ UI. See Notes 2 and 3. |
| T _{TX-EYE-MEDIAN-to-} MAX-JITTER | Maximum time between the jitter median and maximum deviation from the median. | _ | | 0.15 | UI | Jitter is defined as the measurement variation of the crossing points ($V_{TX-DIFFp-p} = 0$ V) in relation to a recovered TX UI. A recovered TX UI is calculated over 3500 consecutive unit intervals of sample data. Jitter is measured using all edges of the 250 consecutive UI in the center of the 3500 UI used for calculating the TX UI. See Notes 2 and 3. |
| T _{TX-RISE} , T _{TX-FALL} | D+/D-TX output rise/fall time | 0.125 | _ | — | UI | See Notes 2 and 5. |
| V _{TX-CM-ACp} | RMS AC peak common mode output voltage | | | 20 | mV | $\begin{split} & V_{TX\text{-}CM\text{-}ACp} = RMS(V_{TXD\text{+}} + V_{TXD\text{-}} /2 - V_{TX\text{-}CM\text{-}DC}) \\ & V_{TX\text{-}CM\text{-}DC} = DC_{(avg)} \text{ of } V_{TX\text{-}D\text{+}} + V_{TX\text{-}D\text{-}} /2. \\ & See Note 2. \end{split}$ |
| V _{TX-CM-DC-ACTIVE-} IDLE-DELTA | Absolute delta of dc common mode voltage during L0 and electrical idle | 0 | _ | 100 | mV | $\begin{split} V_{TX-CM-DC} & (during L0) + V_{TX-CM-Idle-DC} & (during electrical idle) \leq 100 mV \\ V_{TX-CM-DC} &= DC_{(avg)} & of V_{TX-D+} + V_{TX-D-} /2 \ [L0] \\ V_{TX-CM-Idle-DC} &= DC_{(avg)} & of V_{TX-D+} + V_{TX-D-} /2 \\ [electrical idle] \\ See Note 2. \end{split}$ |
| V _{TX-CM} -DC-LINE-DELTA | Absolute delta of DC common mode between D+ and D– | 0 | | 25 | mV | $\begin{split} V_{TX-CM-DC-D+} - V_{TX-CM-DC-D-} &\leq 25 \text{ mV} \\ V_{TX-CM-DC-D+} &= DC_{(avg)} \text{ of } V_{TX-D+} \\ V_{TX-CM-DC-D-} &= DC_{(avg)} \text{ of } V_{TX-D-} . \\ \text{See Note 2.} \end{split}$ |
| V _{TX} -IDLE-DIFFp | Electrical idle differential peak output voltage | 0 | _ | 20 | mV | $\begin{split} & V_{\text{TX-IDLE-DIFFp}} = V_{\text{TX-IDLE-D+}} - V_{\text{TX-IDLE-D-}} \\ & \leq 20 \text{ mV.} \\ & \text{See Note 2.} \end{split}$ |
| V _{TX-RCV-DETECT} | The amount of voltage change allowed during receiver detection | | | 600 | mV | The total amount of voltage change that a transmitter can apply to sense whether a low impedance receiver is present. See Note 6. |

Serial RapidIO

| Characteristic | Symbol | Rai | nge | Unit | Notes |
|-----------------------------|---------------------|-------|------|--------|--|
| Characteristic | Symbol | Min | Max | Onit | NOICES |
| Output voltage | V _O | -0.40 | 2.30 | V | Voltage relative to COMMON of either signal comprising a differential pair |
| Differential output voltage | V _{DIFFPP} | 800 | 1600 | mVp-p | — |
| Deterministic jitter | J _D | — | 0.17 | UI p-p | — |
| Total jitter | J _T | — | 0.35 | UI p-p | — |
| Multiple output skew | S _{MO} | — | 1000 | ps | Skew at the transmitter output between lanes of a multilane link |
| Unit interval | UI | 400 | 400 | ps | ±100 ppm |

Table 64. Long Run Transmitter AC Timing Specifications—3.125 GBaud

| Characteristic | Symbol | Ra | nge | Unit | Notes |
|-----------------------------|---------------------|-------|------|--------|---|
| Characteristic | Symbol | Min | Max | Onic | NULES |
| Output voltage | V _O | -0.40 | 2.30 | V | Voltage relative to COMMON of either signal comprising a differential pair |
| Differential output voltage | V _{DIFFPP} | 800 | 1600 | mVp-p | — |
| Deterministic jitter | J _D | — | 0.17 | UI p-p | — |
| Total jitter | J _T | — | 0.35 | UI p-p | — |
| Multiple output skew | S _{MO} | — | 1000 | ps | Skew at the transmitter output between lanes of a multilane link |
| Unit interval | UI | 320 | 320 | ps | ±100 ppm |

For each baud rate at which an LP-serial transmitter is specified to operate, the output eye pattern of the transmitter shall fall entirely within the unshaded portion of the transmitter output compliance mask shown in Figure 52 with the parameters specified in Table 65 when measured at the output pins of the device and the device is driving a $100-\Omega \pm 5\%$ differential resistive load. The output eye pattern of an LP-serial

Serial RapidIO

transmitter that implements pre-emphasis (to equalize the link and reduce inter-symbol interference) need only comply with the transmitter output compliance mask when pre-emphasis is disabled or minimized.




Figure 52. Transmitter Output Compliance Mask

| Transmitter Type | V _{DIFF} min (mV) | V _{DIFF} max (mV) | A (UI) | B (UI) |
|-------------------------|----------------------------|----------------------------|--------|--------|
| 1.25 GBaud short range | 250 | 500 | 0.175 | 0.39 |
| 1.25 GBaud long range | 400 | 800 | 0.175 | 0.39 |
| 2.5 GBaud short range | 250 | 500 | 0.175 | 0.39 |
| 2.5 GBaud long range | 400 | 800 | 0.175 | 0.39 |
| 3.125 GBaud short range | 250 | 500 | 0.175 | 0.39 |
| 3.125 GBaud long range | 400 | 800 | 0.175 | 0.39 |

Table 65. Transmitter Differential Output Eye Diagram Parameters

18.7 Receiver Specifications

LP-serial receiver electrical and timing specifications are stated in the text and tables of this section.

Receiver input impedance shall result in a differential return loss better that 10 dB and a common mode return loss better than 6 dB from 100 MHz to $(0.8) \times$ (baud frequency). This includes contributions from on-chip circuitry, the chip package, and any off-chip components related to the receiver. AC coupling

Package Description

Notes:

- 1. All dimensions are in millimeters.
- 2. Dimensioning and tolerancing per ASME Y14.5M-1994.
- 3. Maximum solder ball diameter measured parallel to datum A.
- 4. Datum A, the seating plane, is determined by the spherical crowns of the solder balls.
- 5. Parallelism measurement shall exclude any effect of mark on top surface of package.
- 6. All dimensions are symmetric across the package center lines unless dimensioned otherwise.

| Signal | Package Pin Number | Pin Type | Power Supply | Notes |
|------------------|--|--|------------------|--------------|
| | Clock | | | 1 |
| RTC | AF16 | I | OV _{DD} | — |
| SYSCLK | AH17 | I | OV _{DD} | — |
| | JTAG | | | 1 |
| ТСК | AG28 | I | OV _{DD} | — |
| TDI | AH28 | I | OV _{DD} | 12 |
| TDO | AF28 | 0 | OV _{DD} | _ |
| TMS | AH27 | I | OV _{DD} | 12 |
| TRST | AH23 | I | OV _{DD} | 12 |
| | DFT | | | |
| L1_TSTCLK | AC25 | I | OV _{DD} | 25 |
| L2_TSTCLK | AE22 | I | OV _{DD} | 25 |
| LSSD_MODE | AH20 | I | OV _{DD} | 25 |
| TEST_SEL | AH14 | I | OV _{DD} | 25 |
| | Thermal Management | | | |
| THERM0 | AG1 | — | _ | 14 |
| THERM1 | AH1 | _ | | 14 |
| | Power Management | | | |
| ASLEEP | AH18 | 0 | OV _{DD} | 9, 19, 29 |
| | Power and Ground Signals | | | • |
| GND | A11, B7, B24, C1, C3, C5, C12, C15, C26, D8, D11, D16, D20, D22, E1, E5, E9, E12, E15, E17, F4, F26, G12, G15, G18, G21, G24, H2, H6, H8, H28, J4, J12, J15, J17, J27, K7, K9, K11, K27, L3, L5, L12, L16, N11, N13, N15, N17, N19, P4, P9, P12, P14, P16, P18, R11, R13, R15, R17, R19, T4, T12, T14, T16, T18, U8, U11, U13, U15, U17, U19, V4, V12, V18, W6, W19, Y4, Y9, Y11, Y19, AA6, AA14, AA17, AA22, AA23, AB4, AC2, AC11, AC19, AC26, AD5, AD9, AD22, AE3, AE14, AF6, AF10, AF13, AG8, AG27, K28, L24, L26, N24, N27, P25, R28, T24, T26, U24, V25, W28, Y24, Y26, AA24, AA27, AB25, AC28, L21, L23, N22, P20, R23, T21, U22, V20, W23, Y21, U27 | _ | | |
| OV _{DD} | V16, W11, W14, Y18, AA13, AA21, AB11, AB17, AB24, AC4, AC9, AC21, AD6, AD13, AD17, AD19, AE10, AE8, AE24, AF4, AF12, AF22, AF27, AG26 | Power for PCI and other standards (3.3 V) | OV _{DD} | _ |

Table 72 provides the pin-out listing for the MPC8547E 783 FC-PBGA package.

NOTE

All note references in the following table use the same numbers as those for Table 71. See Table 71 for the meanings of these notes.

| Signal | Package Pin Number | Pin Type | Power Supply | Notes |
|----------------|--|----------|------------------|----------|
| | PCI1 (One 64-Bit or One 32-Bit) | | 1 | |
| PCI1_AD[63:32] | AB14, AC15, AA15, Y16, W16, AB16, AC16, AA16, AE17, AA18, W18, AC17, AD16, AE16, Y17, AC18, AB18, AA19, AB19, AB21, AA20, AC20, AB20, AB22, AC22, AD21, AB23, AF23, AD23, AE23, AC23, AC24 | I/O | OV _{DD} | 17 |
| PCI1_AD[31:0] | AH6, AE7, AF7, AG7, AH7, AF8, AH8, AE9, AH9, AC10, AB10, AD10, AG10, AA10, AH10, AA11, AB12, AE12, AG12, AH12, AB13, AA12, AC13, AE13, Y14, W13, AG13, V14, AH13, AC14, Y15, AB15 | I/O | OV _{DD} | 17 |
| PCI1_C_BE[7:4] | AF15, AD14, AE15, AD15 | I/O | OV _{DD} | 17 |
| PCI1_C_BE[3:0] | AF9, AD11, Y12, Y13 | I/O | OV _{DD} | 17 |
| PCI1_PAR64 | W15 | I/O | OV _{DD} | — |
| PCI1_GNT[4:1] | AG6, AE6, AF5, AH5 | 0 | OV _{DD} | 5, 9, 35 |
| PCI1_GNT0 | AG5 | I/O | OV _{DD} | — |
| PCI1_IRDY | AF11 | I/O | OV _{DD} | 2 |
| PCI1_PAR | AD12 | I/O | OV _{DD} | — |
| PCI1_PERR | AC12 | I/O | OV _{DD} | 2 |
| PCI1_SERR | V13 | I/O | OV _{DD} | 2, 4 |
| PCI1_STOP | W12 | I/O | OV _{DD} | 2 |
| PCI1_TRDY | AG11 | I/O | OV _{DD} | 2 |
| PCI1_REQ[4:1] | AH2, AG4, AG3, AH4 | I | OV _{DD} | — |
| PCI1_REQ0 | AH3 | I/O | OV _{DD} | — |
| PCI1_CLK | AH26 | I | OV _{DD} | 39 |
| PCI1_DEVSEL | AH11 | I/O | OV _{DD} | 2 |
| PCI1_FRAME | AE11 | I/O | OV _{DD} | 2 |
| PCI1_IDSEL | AG9 | I | OV _{DD} | — |
| PCI1_REQ64 | AF14 | I/O | OV _{DD} | 2, 5,10 |
| PCI1_ACK64 | V15 | I/O | OV _{DD} | 2 |
| Reserved | AE28 | — | — | 2 |
| Reserved | AD26 | _ | — | 2 |
| Reserved | AD25 | — | — | 2 |

Table 72. MPC8547E Pinout Listing

| Signal | Package Pin Number | Pin Type | Power Supply | Notes |
|---------------|--------------------|----------|-----------------|-------|
| SD_IMP_CAL_RX | L28 | I | 200 Ω to GND | — |
| SD_IMP_CAL_TX | AB26 | I | 100 Ω to GND | — |
| SD_PLL_TPA | U26 | 0 | — | 24 |

Table 73. MPC8545E Pinout Listing (continued)

Note: All note references in this table use the same numbers as those for Table 71. See Table 71 for the meanings of these notes.

Table 74 provides the pin-out listing for the MPC8543E 783 FC-PBGA package.

NOTE

All note references in the following table use the same numbers as those for Table 71. See Table 71 for the meanings of these notes.

Table 74. MPC8543E Pinout Listing

| Signal | Package Pin Number | Pin Type | Power Supply | Notes | | | |
|----------------|---|----------|------------------|----------|--|--|--|
| | PCI1 (One 32-Bit) | | | | | | |
| Reserved | AB14, AC15, AA15, Y16, W16, AB16, AC16, AA16, AE17, AA18, W18, AC17, AD16, AE16, Y17, AC18, | | _ | 110 | | | |
| GPOUT[8:15] | AB18, AA19, AB19, AB21, AA20, AC20, AB20, AB22 | 0 | OV _{DD} | — | | | |
| GPIN[8:15] | AC22, AD21, AB23, AF23, AD23, AE23, AC23, AC24 | I | OV _{DD} | 111 | | | |
| PCI1_AD[31:0] | AH6, AE7, AF7, AG7, AH7, AF8, AH8, AE9, AH9, AC10, AB10, AD10, AG10, AA10, AH10, AA11, AB12, AE12, AG12, AH12, AB13, AA12, AC13, AE13, Y14, W13, AG13, V14, AH13, AC14, Y15, AB15 | I/O | OV _{DD} | 17 | | | |
| Reserved | AF15, AD14, AE15, AD15 | _ | - | 110 | | | |
| PCI1_C_BE[3:0] | AF9, AD11, Y12, Y13 | I/O | OV _{DD} | 17 | | | |
| Reserved | W15 | | | 110 | | | |
| PCI1_GNT[4:1] | AG6, AE6, AF5, AH5 | 0 | OV _{DD} | 5, 9, 35 | | | |
| PCI1_GNT0 | AG5 | I/O | OV _{DD} | — | | | |
| PCI1_IRDY | AF11 | I/O | OV _{DD} | 2 | | | |
| PCI1_PAR | AD12 | I/O | OV _{DD} | — | | | |
| PCI1_PERR | AC12 | I/O | OV _{DD} | 2 | | | |
| PCI1_SERR | V13 | I/O | OV _{DD} | 2, 4 | | | |
| PCI1_STOP | W12 | I/O | OV _{DD} | 2 | | | |

Table 74. MPC8543E Pinout Listing (continued)

| Signal | Package Pin Number | Pin Type | Power Supply | Notes |
|--------------------------|---|----------|------------------|---------|
| MWE | E7 | 0 | GV _{DD} | |
| MCAS | H7 | 0 | GV _{DD} | - |
| MRAS | L8 | 0 | GV _{DD} | — |
| MCKE[0:3] | F10, C10, J11, H11 | 0 | GV _{DD} | 11 |
| MCS[0:3] | K8, J8, G8, F8 | 0 | GV _{DD} | — |
| MCK[0:5] | H9, B15, G2, M9, A14, F1 | 0 | GV _{DD} | — |
| MCK[0:5] | J9, A15, G1, L9, B14, F2 | 0 | GV _{DD} | — |
| MODT[0:3] | E6, K6, L7, M7 | 0 | GV _{DD} | _ |
| MDIC[0:1] | A19, B19 | I/O | GV _{DD} | 36 |
| | Local Bus Controller Interface | | | |
| LAD[0:31] | E27, B20, H19, F25, A20, C19, E28, J23, A25, K22, B28, D27, D19, J22, K20, D28, D25, B25, E22, F22, F21, C25, C22, B23, F20, A23, A22, E19, A21, D21, F19, B21 | I/O | BV _{DD} | _ |
| LDP[0:3] | K21, C28, B26, B22 | I/O | BV _{DD} | _ |
| LA[27] | H21 | 0 | BV _{DD} | 5, 9 |
| LA[28:31] | H20, A27, D26, A28 | 0 | BV _{DD} | 5, 7, 9 |
| LCS[0:4] | J25, C20, J24, G26, A26 | 0 | BV _{DD} | — |
| LCS5/DMA_DREQ2 | D23 | I/O | BV _{DD} | 1 |
| LCS6/DMA_DACK2 | G20 | 0 | BV _{DD} | 1 |
| LCS7/DMA_DDONE2 | E21 | 0 | BV _{DD} | 1 |
| LWE0/LBS0/LSDDQM[0] | G25 | 0 | BV _{DD} | 5, 9 |
| LWE1/LBS1/LSDDQM[1] | C23 | 0 | BV _{DD} | 5, 9 |
| LWE2/LBS2/LSDDQM[2] | J21 | 0 | BV _{DD} | 5, 9 |
| LWE3/LBS3/LSDDQM[3] | A24 | 0 | BV _{DD} | 5, 9 |
| LALE | H24 | 0 | BV _{DD} | 5, 8, 9 |
| LBCTL | G27 | 0 | BV _{DD} | 5, 8, 9 |
| LGPL0/LSDA10 | F23 | 0 | BV _{DD} | 5, 9 |
| LGPL1/LSDWE | G22 | 0 | BV _{DD} | 5, 9 |
| LGPL2/LOE/LSDRAS | B27 | 0 | BV _{DD} | 5, 8, 9 |
| LGPL3/LSDCAS | F24 | 0 | BV _{DD} | 5, 9 |
| LGPL4/LGTA/LUPWAIT/LPBSE | H23 | I/O | BV _{DD} | — |
| LGPL5 | E26 | 0 | BV _{DD} | 5, 9 |
| LCKE | E24 | 0 | BV _{DD} | — |
| LCLK[0:2] | E23, D24, H22 | 0 | BV _{DD} | _ |

| Signal | Package Pin Number | Pin Type | Power Supply | Notes |
|--------------------|--|----------|------------------|-----------|
| LSYNC_IN | F27 | I | BV _{DD} | — |
| LSYNC_OUT | F28 | 0 | BV _{DD} | — |
| | DMA | | | |
| DMA_DACK[0:1] | AD3, AE1 | 0 | OV _{DD} | 5, 9, 108 |
| DMA_DREQ[0:1] | AD4, AE2 | I | OV _{DD} | — |
| DMA_DDONE[0:1] | AD2, AD1 | 0 | OV _{DD} | — |
| | Programmable Interrupt Controller | | | 1 |
| UDE | AH16 | Ι | OV _{DD} | — |
| MCP | AG19 | I | OV _{DD} | — |
| IRQ[0:7] | AG23, AF18, AE18, AF20, AG18, AF17, AH24, AE20 | I | OV_{DD} | - |
| IRQ[8] | AF19 | I | OV _{DD} | — |
| IRQ[9]/DMA_DREQ3 | AF21 | I | OV _{DD} | 1 |
| IRQ[10]/DMA_DACK3 | AE19 | I/O | OV _{DD} | 1 |
| IRQ[11]/DMA_DDONE3 | AD20 | I/O | OV _{DD} | 1 |
| IRQ_OUT | AD18 | 0 | OV _{DD} | 2, 4 |
| | Ethernet Management Interface | | | 1 |
| EC_MDC | AB9 | 0 | OV _{DD} | 5, 9 |
| EC_MDIO | AC8 | I/O | OV _{DD} | — |
| | Gigabit Reference Clock | | | |
| EC_GTX_CLK125 | V11 | Ι | LV_{DD} | — |
| | Three-Speed Ethernet Controller (Gigabit Ether | rnet 1) | | • |
| TSEC1_RXD[7:0] | R5, U1, R3, U2, V3, V1, T3, T2 | Ι | LV _{DD} | — |
| TSEC1_TXD[7:0] | T10, V7, U10, U5, U4, V6, T5, T8 | 0 | LV _{DD} | 5, 9 |
| TSEC1_COL | R4 | I | LV _{DD} | — |
| TSEC1_CRS | V5 | I/O | LV _{DD} | 20 |
| TSEC1_GTX_CLK | U7 | 0 | LV _{DD} | — |
| TSEC1_RX_CLK | U3 | I | LV _{DD} | _ |
| TSEC1_RX_DV | V2 | I | LV _{DD} | _ |
| TSEC1_RX_ER | T1 | I | LV _{DD} | - |
| TSEC1_TX_CLK | Т6 | I | LV _{DD} | — |
| TSEC1_TX_EN | U9 | 0 | LV _{DD} | 30 |
| TSEC1_TX_ER | Τ7 | 0 | LV _{DD} | — |
| GPIN[0:7] | P2, R2, N1, N2, P3, M2, M1, N3 | I | LV _{DD} | 103 |

| Signal | Package Pin Number | Pin Type | Power Supply | Notes |
|-----------------------|---------------------------------------|-------------|------------------|----------|
| GPOUT[0:5] | N9, N10, P8, N7, R9, N5 | 0 | LV _{DD} | |
| cfg_dram_type0/GPOUT6 | R8 | 0 | LV _{DD} | 5, 9 |
| GPOUT7 | N6 | 0 | LV _{DD} | - |
| Reserved | P1 | — | _ | 104 |
| Reserved | R6 | — | _ | 104 |
| Reserved | P6 | — | — | 15 |
| Reserved | N4 | — | _ | 105 |
| FIFO1_RXC2 | P5 | I | LV _{DD} | 104 |
| Reserved | R1 | — | _ | 104 |
| Reserved | P10 | — | _ | 105 |
| FIFO1_TXC2 | P7 | 0 | LV _{DD} | 15 |
| cfg_dram_type1 | R10 | 0 | LV _{DD} | 5, 9 |
| Thre | ee-Speed Ethernet Controller (Gigabit | Ethernet 3) | | |
| TSEC3_TXD[3:0] | V8, W10, Y10, W7 | 0 | TV _{DD} | 5, 9, 2 |
| TSEC3_RXD[3:0] | Y1, W3, W5, W4 | I | TV _{DD} | _ |
| TSEC3_GTX_CLK | W8 | 0 | TV _{DD} | _ |
| TSEC3_RX_CLK | W2 | I | TV _{DD} | — |
| TSEC3_RX_DV | W1 | I | TV _{DD} | _ |
| TSEC3_RX_ER | Y2 | I | TV _{DD} | _ |
| TSEC3_TX_CLK | V10 | I | TV _{DD} | _ |
| TSEC3_TX_EN | V9 | 0 | TV _{DD} | 30 |
| TSEC3_TXD[7:4] | AB8, Y7, AA7, Y8 | 0 | TV _{DD} | 5, 9, 2 |
| TSEC3_RXD[7:4] | AA1, Y3, AA2, AA4 | I | TV _{DD} | _ |
| Reserved | AA5 | _ | _ | 15 |
| TSEC3_COL | Y5 | I | TV _{DD} | - |
| TSEC3_CRS | AA3 | I/O | TV _{DD} | 31 |
| TSEC3_TX_ER | AB6 | 0 | TV _{DD} | - |
| | DUART | 1 | | |
| UART_CTS[0:1] | AB3, AC5 | I | OV _{DD} | - |
| UART_RTS[0:1] | AC6, AD7 | 0 | OV _{DD} | 1 - |
| UART_SIN[0:1] | AB5, AC7 | I | OV _{DD} | <u> </u> |
| UART_SOUT[0:1] | AB7, AD8 | 0 | OV _{DD} | <u> </u> |
| | I ² C interface | I | | _1 |
| IIC1_SCL | AG22 | I/O | OV _{DD} | 4, 27 |
| | | | | _1 |

Table 74. MPC8543E Pinout Listing (continued)

Package Description

| Signal | Package Pin Number | Pin Type | Power Supply | Notes |
|----------------|--------------------|--|-----------------------|-------|
| SENSEVSS | M16 | — | — | 13 |
| Analog Signals | | | | |
| MVREF | A18 | l Reference voltage signal for DDR | MVREF | _ |
| SD_IMP_CAL_RX | L28 | I | 200 Ω (±1%) to GND | — |
| SD_IMP_CAL_TX | AB26 | I | 100 Ω (±1%) to GND | — |
| SD_PLL_TPA | U26 | 0 | AVDD_SRDS | 24 |

Table 74. MPC8543E Pinout Listing (continued)

Note: All note references in this table use the same numbers as those for Table 71. See Table 71 for the meanings of these notes.

How to Reach Us:

Home Page: www.freescale.com

Web Support: http://www.freescale.com/support

USA/Europe or Locations Not Listed: Freescale Semiconductor, Inc. Technical Information Center, EL516 2100 East Elliot Road

2100 East Elliot Road Tempe, Arizona 85284 1-800-521-6274 or +1-480-768-2130 www.freescale.com/support

Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) www.freescale.com/support

Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

Asia/Pacific:

Freescale Semiconductor China Ltd. Exchange Building 23F No. 118 Jianguo Road Chaoyang District Beijing 100022 China +86 10 5879 8000 support.asia@freescale.com Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life. or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale, the Freescale logo, CodeWarrior, ColdFire, PowerQUICC, QorIQ, StarCore, and Symphony are trademarks of Freescale Semiconductor, Inc. Reg., U.S. Pat. & Tm. Off. CoreNet, QorIQ Qonverge, QUICC Engine, and VortiQa are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © 2012 Freescale Semiconductor, Inc.

Document Number: MPC8548EEC Rev. 9 02/2012



