



Welcome to [E-XFL.COM](#)

Understanding [Embedded - Microprocessors](#)

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

Applications of [Embedded - Microprocessors](#)

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

Details

| | |
|---------------------------------|---|
| Product Status | Obsolete |
| Core Processor | PowerPC e500 |
| Number of Cores/Bus Width | 1 Core, 32-Bit |
| Speed | 1.0GHz |
| Co-Processors/DSP | Signal Processing; SPE |
| RAM Controllers | DDR, DDR2, SDRAM |
| Graphics Acceleration | No |
| Display & Interface Controllers | - |
| Ethernet | 10/100/1000Mbps (4) |
| SATA | - |
| USB | - |
| Voltage - I/O | 1.8V, 2.5V, 3.3V |
| Operating Temperature | -40°C ~ 105°C (TA) |
| Security Features | - |
| Package / Case | 783-BBGA, FCBGA |
| Supplier Device Package | 783-FCBGA (29x29) |
| Purchase URL | https://www.e-xfl.com/product-detail/nxp-semiconductors/mpc8548cvtaqgb |

Table 23. GMII, MII, RMII, TBI, RGMII, RTBI, and FIFO DC Electrical Characteristics

| Parameters | Symbol | Min | Max | Unit | Notes |
|---|-------------------|----------|-------------------------|---------------|---------|
| Supply voltage 2.5 V | LV_{DD}/TV_{DD} | 2.37 | 2.63 | V | 1, 2 |
| Output high voltage ($LV_{DD}/TV_{DD} = \text{Min}$, $I_{OH} = -1.0 \text{ mA}$) | V_{OH} | 2.00 | $LV_{DD}/TV_{DD} + 0.3$ | V | — |
| Output low voltage ($LV_{DD}/TV_{DD} = \text{Min}$, $I_{OL} = 1.0 \text{ mA}$) | V_{OL} | GND -0.3 | 0.40 | V | — |
| Input high voltage | V_{IH} | 1.70 | $LV_{DD}/TV_{DD} + 0.3$ | V | — |
| Input low voltage | V_{IL} | -0.3 | 0.90 | V | — |
| Input high current ($V_{IN} = LV_{DD}$, $V_{IN} = TV_{DD}$) | I_{IH} | — | 10 | μA | 1, 2, 3 |
| Input low current ($V_{IN} = \text{GND}$) | I_{IL} | -15 | — | μA | 3 |

Notes:

1. LV_{DD} supports eTSECs 1 and 2.
2. TV_{DD} supports eTSECs 3 and 4.
3. Note that the symbol V_{IN} , in this case, represents the LV_{IN} and TV_{IN} symbols referenced in [Table 1](#) and [Table 2](#).

8.2 FIFO, GMII, MII, TBI, RGMII, RMII, and RTBI AC Timing Specifications

The AC timing specifications for FIFO, GMII, MII, TBI, RGMII, RMII, and RTBI are presented in this section.

8.2.1 FIFO AC Specifications

The basis for the AC specifications for the eTSEC's FIFO modes is the double data rate RGMII and RTBI specifications, since they have similar performances and are described in a source-synchronous fashion like FIFO modes. However, the FIFO interface provides deliberate skew between the transmitted data and source clock in GMII fashion.

When the eTSEC is configured for FIFO modes, all clocks are supplied from external sources to the relevant eTSEC interface. That is, the transmit clock must be applied to the eTSECn's $TSECn_TX_CLK$, while the receive clock must be applied to pin $TSECn_RX_CLK$. The eTSEC internally uses the transmit clock to synchronously generate transmit data and outputs an echoed copy of the transmit clock back out onto the $TSECn_GTX_CLK$ pin (while transmit data appears on $TSECn_TXD[7:0]$, for example). It is intended that external receivers capture eTSEC transmit data using the clock on $TSECn_GTX_CLK$ as a source-synchronous timing reference. Typically, the clock edge that launched the data can be used, since the clock is delayed by the eTSEC to allow acceptable set-up margin at the receiver. Note that there is relationship between the maximum FIFO speed and the platform speed. For more information see [Section 4.5, "Platform to FIFO Restrictions."](#)

Figure 8 shows the GMII transmit AC timing diagram.




Figure 8. GMII Transmit AC Timing Diagram

8.2.2.2 GMII Receive AC Timing Specifications

This table provides the GMII receive AC timing specifications.

Table 27. GMII Receive AC Timing Specifications

| Parameter/Condition | Symbol ¹ | Min | Typ | Max | Unit |
|---|---------------------|-----|-----|-----|------|
| RX_CLK clock period | t_{GRX} | — | 8.0 | — | ns |
| RX_CLK duty cycle | t_{GRXH}/t_{GRX} | 35 | — | 75 | ns |
| RXD[7:0], RX_DV, RX_ER setup time to RX_CLK | t_{GRDVKH} | 2.0 | — | — | ns |
| RXD[7:0], RX_DV, RX_ER hold time to RX_CLK | t_{GRDXKH} | 0 | — | — | ns |
| RX_CLK clock rise (20%-80%) | t_{GRXR}^2 | — | — | 1.0 | ns |
| RX_CLK clock fall time (80%-20%) | t_{GRXF}^2 | — | — | 1.0 | ns |

Notes:

- The symbols used for timing specifications follow the pattern of $t_{(\text{first two letters of functional block})(\text{signal})(\text{state})(\text{reference})(\text{state})}$ for inputs and $t_{(\text{first two letters of functional block})(\text{reference})(\text{state})(\text{signal})(\text{state})}$ for outputs. For example, t_{GRDVKH} symbolizes GMII receive timing (GR) with respect to the time data input signals (D) reaching the valid state (V) relative to the t_{RX} clock reference (K) going to the high state (H) or setup time. Also, t_{GRDXKL} symbolizes GMII receive timing (GR) with respect to the time data input signals (D) went invalid (X) relative to the t_{GRX} clock reference (K) going to the low (L) state or hold time. Note that, in general, the clock reference symbol representation is based on three letters representing the clock of a particular functional. For example, the subscript of t_{GRX} represents the GMII (G) receive (RX) clock. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).
- Guaranteed by design.

Figure 9 provides the AC test load for eTSEC.




Figure 9. eTSEC AC Test Load

Figure 10 shows the GMII receive AC timing diagram.




Figure 10. GMII Receive AC Timing Diagram

8.2.3 MII AC Timing Specifications

This section describes the MII transmit and receive AC timing specifications.

8.2.3.1 MII Transmit AC Timing Specifications

This table provides the MII transmit AC timing specifications.

Table 28. MII Transmit AC Timing Specifications

| Parameter/Condition | Symbol ¹ | Min | Typ | Max | Unit |
|---|---------------------|-----|-----|-----|------|
| TX_CLK clock period 10 Mbps | t_{MTX}^2 | — | 400 | — | ns |
| TX_CLK clock period 100 Mbps | t_{MTX} | — | 40 | — | ns |
| TX_CLK duty cycle | t_{MTXH}/t_{MTX} | 35 | — | 65 | % |
| TX_CLK to MII data TXD[3:0], TX_ER, TX_EN delay | t_{MTKHDX} | 1 | 5 | 15 | ns |
| TX_CLK data clock rise (20%–80%) | t_{MTXR}^2 | 1.0 | — | 4.0 | ns |
| TX_CLK data clock fall (80%–20%) | t_{MTXF}^2 | 1.0 | — | 4.0 | ns |

Notes:

- The symbols used for timing specifications follow the pattern of $t_{(first\ two\ letters\ of\ functional\ block)(signal)(state)(reference)(state)}$ for inputs and $t_{(first\ two\ letters\ of\ functional\ block)(reference)(state)(signal)(state)}$ for outputs. For example, t_{MTKHDX} symbolizes MII transmit timing (MT) for the time t_{MTX} clock reference (K) going high (H) until data outputs (D) are invalid (X). Note that, in general, the clock reference symbol representation is based on two to three letters representing the clock of a particular functional. For example, the subscript of t_{MTX} represents the MII(M) transmit (TX) clock. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).
- Guaranteed by design.

Figure 13 shows the MII receive AC timing diagram.




Figure 13. MII Receive AC Timing Diagram

8.2.4 TBI AC Timing Specifications

This section describes the TBI transmit and receive AC timing specifications.

8.2.4.1 TBI Transmit AC Timing Specifications

This table provides the TBI transmit AC timing specifications.

Table 30. TBI Transmit AC Timing Specifications

| Parameter/Condition | Symbol ¹ | Min | Typ | Max | Unit |
|--|---------------------|-----|-----|-----|------|
| TCG[9:0] setup time GTX_CLK going high | t_{TTKHDV} | 2.0 | — | — | ns |
| TCG[9:0] hold time from GTX_CLK going high | t_{TTKHDX} | 1.0 | — | — | ns |
| GTX_CLK rise (20%–80%) | t_{TTXR}^2 | — | — | 1.0 | ns |
| GTX_CLK fall time (80%–20%) | t_{TTXF}^2 | — | — | 1.0 | ns |

Notes:

- The symbols used for timing specifications follow the pattern of $t_{\text{(first two letters of functional block)(signal)(state)(reference)(state)}}$ for inputs and $t_{\text{(first two letters of functional block)(reference)(state)(signal)(state)}}$ for outputs. For example, t_{TTKHDV} symbolizes the TBI transmit timing (TT) with respect to the time from t_{TTX} (K) going high (H) until the referenced data signals (D) reach the valid state (V) or setup time. Also, t_{TTKHDX} symbolizes the TBI transmit timing (TT) with respect to the time from t_{TTX} (K) going high (H) until the referenced data signals (D) reach the invalid state (X) or hold time. Note that, in general, the clock reference symbol representation is based on three letters representing the clock of a particular functional. For example, the subscript of t_{TTX} represents the TBI (T) transmit (TX) clock. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).
- Guaranteed by design.

10 Local Bus

This section describes the DC and AC electrical specifications for the local bus interface of the device.

10.1 Local Bus DC Electrical Characteristics

This table provides the DC electrical characteristics for the local bus interface operating at $BV_{DD} = 3.3$ V DC.

Table 38. Local Bus DC Electrical Characteristics (3.3 V DC)

| Parameter | Symbol | Min | Max | Unit |
|--|----------|------|-----------------|---------|
| High-level input voltage | V_{IH} | 2 | $BV_{DD} + 0.3$ | V |
| Low-level input voltage | V_{IL} | -0.3 | 0.8 | V |
| Input current ($V_{IN}^1 = 0$ V or $V_{IN} = BV_{DD}$) | I_{IN} | — | ± 5 | μ A |
| High-level output voltage ($BV_{DD} = \text{min}$, $I_{OH} = -2$ mA) | V_{OH} | 2.4 | — | V |
| Low-level output voltage ($BV_{DD} = \text{min}$, $I_{OL} = 2$ mA) | V_{OL} | — | 0.4 | V |

Note:

- Note that the symbol V_{IN} , in this case, represents the BV_{IN} symbol referenced in [Table 1](#) and [Table 2](#).

[Table 39](#) provides the DC electrical characteristics for the local bus interface operating at $BV_{DD} = 2.5$ V DC.

Table 39. Local Bus DC Electrical Characteristics (2.5 V DC)

| Parameter | Symbol | Min | Max | Unit |
|--|----------|------|-----------------|---------|
| High-level input voltage | V_{IH} | 1.70 | $BV_{DD} + 0.3$ | V |
| Low-level input voltage | V_{IL} | -0.3 | 0.7 | V |
| Input current ($V_{IN}^1 = 0$ V or $V_{IN} = BV_{DD}$) | I_{IH} | — | 10 | μ A |
| | I_{IL} | | -15 | |
| High-level output voltage ($BV_{DD} = \text{min}$, $I_{OH} = -1$ mA) | V_{OH} | 2.0 | — | V |
| Low-level output voltage ($BV_{DD} = \text{min}$, $I_{OL} = 1$ mA) | V_{OL} | — | 0.4 | V |

Note:

- Note that the symbol V_{IN} , in this case, represents the BV_{IN} symbol referenced in [Table 1](#) and [Table 2](#).




Figure 25. Local Bus Signals, GPCM/UPM Signals for LCCR[CLKDIV] = 4 (PLL Enabled)

Table 50. GP_{IN} DC Electrical Characteristics (2.5 V DC)

| Parameter | Symbol | Min | Max | Unit |
|--|------------------|------|------------------------|------|
| Supply voltage 2.5 V | BV _{DD} | 2.37 | 2.63 | V |
| High-level input voltage | V _{IH} | 1.70 | BV _{DD} + 0.3 | V |
| Low-level input voltage | V _{IL} | −0.3 | 0.7 | V |
| Input current (BV _{IN} ¹ = 0 V or BV _{IN} = BV _{DD}) | I _{IH} | — | 10 | μA |

Note:

1. The symbol BV_{IN}, in this case, represents the BV_{IN} symbol referenced in [Table 1](#).

15 PCI/PCI-X

This section describes the DC and AC electrical specifications for the PCI/PCI-X bus of the device.

Note that the maximum PCI-X frequency in synchronous mode is 110 MHz.

15.1 PCI/PCI-X DC Electrical Characteristics

This table provides the DC electrical characteristics for the PCI/PCI-X interface.

Table 51. PCI/PCI-X DC Electrical Characteristics¹

| Parameter | Symbol | Min | Max | Unit | Notes |
|---|-----------------|------|------------------------|------|-------|
| High-level input voltage | V _{IH} | 2 | OV _{DD} + 0.3 | V | — |
| Low-level input voltage | V _{IL} | −0.3 | 0.8 | V | — |
| Input current (V _{IN} = 0 V or V _{IN} = V _{DD}) | I _{IN} | — | ±5 | μA | 2 |
| High-level output voltage (OV _{DD} = min, I _{OH} = −2 mA) | V _{OH} | 2.4 | — | V | — |
| Low-level output voltage (OV _{DD} = min, I _{OL} = 2 mA) | V _{OL} | — | 0.4 | V | — |

Notes:

1. Ranges listed do not meet the full range of the DC specifications of the *PCI 2.2 Local Bus Specifications*.
2. The symbol V_{IN}, in this case, represents the OV_{IN} symbol referenced in [Table 1](#) and [Table 2](#).

15.2 PCI/PCI-X AC Electrical Specifications

This section describes the general AC timing parameters of the PCI/PCI-X bus. Note that the clock reference CLK is represented by SYSCLK when the PCI controller is configured for synchronous mode and by PCIn_CLK when it is configured for asynchronous mode.

Figure 36 shows the PCI/PCI-X input AC timing conditions.




Figure 36. PCI/PCI-X Input AC Timing Measurement Conditions

Figure 37 shows the PCI/PCI-X output AC timing conditions.




Figure 37. PCI/PCI-X Output AC Timing Measurement Condition

Table 53 provides the PCI-X AC timing specifications at 66 MHz.

Table 53. PCI-X AC Timing Specifications at 66 MHz

| Parameter | Symbol | Min | Max | Unit | Notes |
|--|--------------|-----|-----|--------|---------------|
| SYSCLK to signal valid delay | t_{PCKHOV} | — | 3.8 | ns | 1, 2, 3, 7, 8 |
| Output hold from SYSCLK | t_{PCKHOX} | 0.7 | — | ns | 1, 10 |
| SYSCLK to output high impedance | t_{PCKHOZ} | — | 7 | ns | 1, 4, 8, 11 |
| Input setup time to SYSCLK | t_{PCIVKH} | 1.7 | — | ns | 3, 5 |
| Input hold time from SYSCLK | t_{PCIXKH} | 0.5 | — | ns | 10 |
| $\overline{REQ64}$ to \overline{HRESET} setup time | t_{PCRVRH} | 10 | — | clocks | 11 |
| \overline{HRESET} to $\overline{REQ64}$ hold time | t_{PCRHRX} | 0 | 50 | ns | 11 |
| \overline{HRESET} high to first \overline{FRAME} assertion | t_{PCRHFV} | 10 | — | clocks | 9, 11 |
| PCI-X initialization pattern to \overline{HRESET} setup time | t_{PCIVRH} | 10 | — | clocks | 11 |

Table 56. Differential Transmitter (TX) Output Specifications (continued)

| Symbol | Parameter | Min | Nom | Max | Unit | Comments |
|------------------------|--------------------------|-----|-----|-----|------|--|
| $T_{\text{crosslink}}$ | Crosslink random timeout | 0 | — | 1 | ms | This random timeout helps resolve conflicts in crosslink configuration by eventually resulting in only one downstream and one upstream port. See Note 7. |

Notes:

1. No test load is necessarily associated with this value.
2. Specified at the measurement point into a timing and voltage compliance test load as shown in [Figure 50](#) and measured over any 250 consecutive TX UIs. (Also see the transmitter compliance eye diagram shown in [Figure 48](#).)
3. A $T_{\text{TX-EYE}} = 0.70$ UI provides for a total sum of deterministic and random jitter budget of $T_{\text{TX-JITTER-MAX}} = 0.30$ UI for the transmitter collected over any 250 consecutive TX UIs. The $T_{\text{TX-EYE-MEDIAN-to-MAX-JITTER}}$ median is less than half of the total TX jitter budget collected over any 250 consecutive TX UIs. Note that the median is not the same as the mean. The jitter median describes the point in time where the number of jitter points on either side is approximately equal as opposed to the averaged time value.
4. The transmitter input impedance shall result in a differential return loss greater than or equal to 12 dB and a common mode return loss greater than or equal to 6 dB over a frequency range of 50 MHz to 1.25 GHz. This input impedance requirement applies to all valid input levels. The reference impedance for return loss measurements is 50 Ω to ground for both the D+ and D– line (that is, as measured by a vector network analyzer with 50- Ω probes—see [Figure 50](#)). Note that the series capacitors C_{TX} is optional for the return loss measurement.
5. Measured between 20%–80% at transmitter package pins into a test load as shown in [Figure 50](#) for both $V_{\text{TX-D+}}$ and $V_{\text{TX-D-}}$.
6. See Section 4.3.1.8 of the *PCI Express Base Specifications Rev 1.0a*.
7. See Section 4.2.6.3 of the *PCI Express Base Specifications Rev 1.0a*.
8. MPC8548E SerDes transmitter does not have CTX built in. An external AC coupling capacitor is required.

17.4.2 Transmitter Compliance Eye Diagrams

The TX eye diagram in [Figure 48](#) is specified using the passive compliance/test measurement load (see [Figure 50](#)) in place of any real PCI Express interconnect +RX component.

There are two eye diagrams that must be met for the transmitter. Both eye diagrams must be aligned in time using the jitter median to locate the center of the eye diagram. The different eye diagrams differ in voltage depending whether it is a transition bit or a de-emphasized bit. The exact reduced voltage level of the de-emphasized bit is always relative to the transition bit.

The eye diagram must be valid for any 250 consecutive UIs.

A recovered TX UI is calculated over 3500 consecutive unit intervals of sample data. The eye diagram is created using all edges of the 250 consecutive UI in the center of the 3500 UI used for calculating the TX UI.

NOTE

It is recommended that the recovered TX UI is calculated using all edges in the 3500 consecutive UI interval with a fit algorithm using a minimization merit function (for example, least squares and median deviation fits).

Table 60. Short Run Transmitter AC Timing Specifications—2.5 GBaud

| Characteristic | Symbol | Range | | Unit | Notes |
|-----------------------------|--------------|-------|------|--------|--|
| | | Min | Max | | |
| Output voltage | V_O | -0.40 | 2.30 | V | Voltage relative to COMMON of either signal comprising a differential pair |
| Differential output voltage | V_{DIFFPP} | 500 | 1000 | mV p-p | — |
| Deterministic jitter | J_D | — | 0.17 | UI p-p | — |
| Total jitter | J_T | — | 0.35 | UI p-p | — |
| Multiple output skew | S_{MO} | — | 1000 | ps | Skew at the transmitter output between lanes of a multilane link |
| Unit interval | UI | 400 | 400 | ps | ±100 ppm |

Table 61. Short Run Transmitter AC Timing Specifications—3.125 GBaud

| Characteristic | Symbol | Range | | Unit | Notes |
|-----------------------------|--------------|-------|------|--------|--|
| | | Min | Max | | |
| Output voltage | V_O | -0.40 | 2.30 | V | Voltage relative to COMMON of either signal comprising a differential pair |
| Differential output voltage | V_{DIFFPP} | 500 | 1000 | mVp-p | — |
| Deterministic jitter | J_D | — | 0.17 | UI p-p | — |
| Total jitter | J_T | — | 0.35 | UI p-p | — |
| Multiple output skew | S_{MO} | — | 1000 | ps | Skew at the transmitter output between lanes of a multilane link |
| Unit interval | UI | 320 | 320 | ps | ±100 ppm |

Table 62. Long Run Transmitter AC Timing Specifications—1.25 GBaud

| Characteristic | Symbol | Range | | Unit | Notes |
|-----------------------------|--------------|-------|------|--------|--|
| | | Min | Max | | |
| Output voltage | V_O | -0.40 | 2.30 | V | Voltage relative to COMMON of either signal comprising a differential pair |
| Differential output voltage | V_{DIFFPP} | 800 | 1600 | mVp-p | — |
| Deterministic jitter | J_D | — | 0.17 | UI p-p | — |
| Total jitter | J_T | — | 0.35 | UI p-p | — |
| Multiple output skew | S_{MO} | — | 1000 | ps | Skew at the transmitter output between lanes of a multilane link |
| Unit interval | UI | 800 | 800 | ps | ±100 ppm |

Table 63. Long Run Transmitter AC Timing Specifications—2.5 GBaud

| Characteristic | Symbol | Range | | Unit | Notes |
|-----------------------------|--------------|-------|------|--------|--|
| | | Min | Max | | |
| Output voltage | V_O | −0.40 | 2.30 | V | Voltage relative to COMMON of either signal comprising a differential pair |
| Differential output voltage | V_{DIFFPP} | 800 | 1600 | mVp-p | — |
| Deterministic jitter | J_D | — | 0.17 | UI p-p | — |
| Total jitter | J_T | — | 0.35 | UI p-p | — |
| Multiple output skew | S_{MO} | — | 1000 | ps | Skew at the transmitter output between lanes of a multilane link |
| Unit interval | UI | 400 | 400 | ps | ±100 ppm |

Table 64. Long Run Transmitter AC Timing Specifications—3.125 GBaud

| Characteristic | Symbol | Range | | Unit | Notes |
|-----------------------------|--------------|-------|------|--------|--|
| | | Min | Max | | |
| Output voltage | V_O | −0.40 | 2.30 | V | Voltage relative to COMMON of either signal comprising a differential pair |
| Differential output voltage | V_{DIFFPP} | 800 | 1600 | mVp-p | — |
| Deterministic jitter | J_D | — | 0.17 | UI p-p | — |
| Total jitter | J_T | — | 0.35 | UI p-p | — |
| Multiple output skew | S_{MO} | — | 1000 | ps | Skew at the transmitter output between lanes of a multilane link |
| Unit interval | UI | 320 | 320 | ps | ±100 ppm |

For each baud rate at which an LP-serial transmitter is specified to operate, the output eye pattern of the transmitter shall fall entirely within the unshaded portion of the transmitter output compliance mask shown in [Figure 52](#) with the parameters specified in [Table 65](#) when measured at the output pins of the device and the device is driving a $100\text{-}\Omega \pm 5\%$ differential resistive load. The output eye pattern of an LP-serial

Table 71. MPC8548E Pinout Listing (continued)

| Signal | Package Pin Number | Pin Type | Power Supply | Notes |
|--|--|----------|-------------------------|----------|
| $\overline{\text{PCI1_REQ}}[4:1]$ | AH2, AG4, AG3, AH4 | I | OV_{DD} | — |
| | | | | — |
| | | | | — |
| | | | | — |
| | | | | — |
| $\overline{\text{PCI1_REQ0}}$ | AH3 | I/O | OV_{DD} | — |
| $\overline{\text{PCI1_CLK}}$ | AH26 | I | OV_{DD} | 39 |
| $\overline{\text{PCI1_DEVSEL}}$ | AH11 | I/O | OV_{DD} | 2 |
| $\overline{\text{PCI1_FRAME}}$ | AE11 | I/O | OV_{DD} | 2 |
| $\overline{\text{PCI1_IDSEL}}$ | AG9 | I | OV_{DD} | — |
| $\overline{\text{PCI1_REQ64/PCI2_FRAME}}$ | AF14 | I/O | OV_{DD} | 2, 5, 10 |
| $\overline{\text{PCI1_ACK64/PCI2_DEVSEL}}$ | V15 | I/O | OV_{DD} | 2 |
| $\overline{\text{PCI2_CLK}}$ | AE28 | I | OV_{DD} | 39 |
| $\overline{\text{PCI2_IRDY}}$ | AD26 | I/O | OV_{DD} | 2 |
| $\overline{\text{PCI2_PERR}}$ | AD25 | I/O | OV_{DD} | 2 |
| $\overline{\text{PCI2_GNT}}[4:1]$ | AE26, AG24, AF25, AE25 | O | OV_{DD} | 5, 9, 35 |
| $\overline{\text{PCI2_GNT0}}$ | AG25 | I/O | OV_{DD} | — |
| $\overline{\text{PCI2_SERR}}$ | AD24 | I/O | OV_{DD} | 2, 4 |
| $\overline{\text{PCI2_STOP}}$ | AF24 | I/O | OV_{DD} | 2 |
| $\overline{\text{PCI2_TRDY}}$ | AD27 | I/O | OV_{DD} | 2 |
| $\overline{\text{PCI2_REQ}}[4:1]$ | AD28, AE27, W17, AF26 | I | OV_{DD} | — |
| $\overline{\text{PCI2_REQ0}}$ | AH25 | I/O | OV_{DD} | — |
| DDR SDRAM Memory Interface | | | | |
| MDQ[0:63] | L18, J18, K14, L13, L19, M18, L15, L14, A17, B17, A13, B12, C18, B18, B13, A12, H18, F18, J14, F15, K19, J19, H16, K15, D17, G16, K13, D14, D18, F17, F14, E14, A7, A6, D5, A4, C8, D7, B5, B4, A2, B1, D1, E4, A3, B2, D2, E3, F3, G4, J5, K5, F6, G5, J6, K4, J1, K2, M5, M3, J3, J2, L1, M6 | I/O | GV_{DD} | — |
| MECC[0:7] | H13, F13, F11, C11, J13, G13, D12, M12 | I/O | GV_{DD} | — |
| MDM[0:8] | M17, C16, K17, E16, B6, C4, H4, K1, E13 | O | GV_{DD} | — |
| MDQS[0:8] | M15, A16, G17, G14, A5, D3, H1, L2, C13 | I/O | GV_{DD} | — |
| $\overline{\text{MDQS}}[0:8]$ | L17, B16, J16, H14, C6, C2, H3, L4, D13 | I/O | GV_{DD} | — |
| MA[0:15] | A8, F9, D9, B9, A9, L10, M10, H10, K10, G10, B8, E10, B10, G6, A10, L11 | O | GV_{DD} | — |
| MBA[0:2] | F7, J7, M11 | O | GV_{DD} | — |

Table 71. MPC8548E Pinout Listing (continued)

| Signal | Package Pin Number | Pin Type | Power Supply | Notes |
|------------------|--|---|------------------|-------|
| LV _{DD} | N8, R7, T9, U6 | Power for TSEC1 and TSEC2 (2.5 V, 3.3 V) | LV _{DD} | — |
| TV _{DD} | W9, Y6 | Power for TSEC3 and TSEC4 (2.5 V, 3.3 V) | TV _{DD} | — |
| GV _{DD} | B3, B11, C7, C9, C14, C17, D4, D6, D10, D15, E2, E8, E11, E18, F5, F12, F16, G3, G7, G9, G11, H5, H12, H15, H17, J10, K3, K12, K16, K18, L6, M4, M8, M13 | Power for DDR1 and DDR2 DRAM I/O voltage (1.8 V, 2.5) | GV _{DD} | — |
| BV _{DD} | C21, C24, C27, E20, E25, G19, G23, H26, J20 | Power for local bus (1.8 V, 2.5 V, 3.3 V) | BV _{DD} | — |
| V _{DD} | M19, N12, N14, N16, N18, P11, P13, P15, P17, P19, R12, R14, R16, R18, T11, T13, T15, T17, T19, U12, U14, U16, U18, V17, V19 | Power for core (1.1 V) | V _{DD} | — |
| SV _{DD} | L25, L27, M24, N28, P24, P26, R24, R27, T25, V24, V26, W24, W27, Y25, AA28, AC27 | Core Power for SerDes transceivers (1.1 V) | SV _{DD} | — |
| XV _{DD} | L20, L22, N23, P21, R22, T20, U23, V21, W22, Y20 | Pad Power for SerDes transceivers (1.1 V) | XV _{DD} | — |
| AVDD_LBIU | J28 | Power for local bus PLL (1.1 V) | — | 26 |
| AVDD_PCI1 | AH21 | Power for PCI1 PLL (1.1 V) | — | 26 |
| AVDD_PCI2 | AH22 | Power for PCI2 PLL (1.1 V) | — | 26 |
| AVDD_CORE | AH15 | Power for e500 PLL (1.1 V) | — | 26 |
| AVDD_PLAT | AH19 | Power for CCB PLL (1.1 V) | — | 26 |
| AVDD_SRDS | U25 | Power for SRDSPLL (1.1 V) | — | 26 |
| SENSEVDD | M14 | O | V _{DD} | 13 |

Table 72. MPC8547E Pinout Listing (continued)

| Signal | Package Pin Number | Pin Type | Power Supply | Notes |
|---|--|----------|------------------|----------|
| IRQ[0:7] | AG23, AF18, AE18, AF20, AG18, AF17, AH24, AE20 | I | OV _{DD} | — |
| IRQ[8] | AF19 | I | OV _{DD} | — |
| IRQ[9]/DMA_DREQ3 | AF21 | I | OV _{DD} | 1 |
| IRQ[10]/DMA_DACK3 | AE19 | I/O | OV _{DD} | 1 |
| IRQ[11]/DMA_DDONE3 | AD20 | I/O | OV _{DD} | 1 |
| IRQ_OUT | AD18 | O | OV _{DD} | 2, 4 |
| Ethernet Management Interface | | | | |
| EC_MDC | AB9 | O | OV _{DD} | 5, 9 |
| EC_MDIO | AC8 | I/O | OV _{DD} | — |
| Gigabit Reference Clock | | | | |
| EC_GTX_CLK125 | V11 | I | LV _{DD} | — |
| Three-Speed Ethernet Controller (Gigabit Ethernet 1) | | | | |
| TSEC1_RXD[7:0] | R5, U1, R3, U2, V3, V1, T3, T2 | I | LV _{DD} | — |
| TSEC1_TXD[7:0] | T10, V7, U10, U5, U4, V6, T5, T8 | O | LV _{DD} | 5, 9 |
| TSEC1_COL | R4 | I | LV _{DD} | — |
| TSEC1_CRS | V5 | I/O | LV _{DD} | 20 |
| TSEC1_GTX_CLK | U7 | O | LV _{DD} | — |
| TSEC1_RX_CLK | U3 | I | LV _{DD} | — |
| TSEC1_RX_DV | V2 | I | LV _{DD} | — |
| TSEC1_RX_ER | T1 | I | LV _{DD} | — |
| TSEC1_TX_CLK | T6 | I | LV _{DD} | — |
| TSEC1_TX_EN | U9 | O | LV _{DD} | 30 |
| TSEC1_TX_ER | T7 | O | LV _{DD} | — |
| Three-Speed Ethernet Controller (Gigabit Ethernet 2) | | | | |
| TSEC2_RXD[7:0] | P2, R2, N1, N2, P3, M2, M1, N3 | I | LV _{DD} | — |
| TSEC2_TXD[7:0] | N9, N10, P8, N7, R9, N5, R8, N6 | O | LV _{DD} | 5, 9, 33 |
| TSEC2_COL | P1 | I | LV _{DD} | — |
| TSEC2_CRS | R6 | I/O | LV _{DD} | 20 |
| TSEC2_GTX_CLK | P6 | O | LV _{DD} | — |
| TSEC2_RX_CLK | N4 | I | LV _{DD} | — |
| TSEC2_RX_DV | P5 | I | LV _{DD} | — |
| TSEC2_RX_ER | R1 | I | LV _{DD} | — |
| TSEC2_TX_CLK | P10 | I | LV _{DD} | — |
| TSEC2_TX_EN | P7 | O | LV _{DD} | 30 |

Table 72. MPC8547E Pinout Listing (continued)

| Signal | Package Pin Number | Pin Type | Power Supply | Notes |
|---|----------------------|----------|------------------|-------------|
| TSEC2_TX_ER | R10 | O | LV _{DD} | 5, 9, 33 |
| Three-Speed Ethernet Controller (Gigabit Ethernet 3) | | | | |
| TSEC3_TXD[3:0] | V8, W10, Y10, W7 | O | TV _{DD} | 5, 9, 29 |
| TSEC3_RXD[3:0] | Y1, W3, W5, W4 | I | TV _{DD} | — |
| TSEC3_GTX_CLK | W8 | O | TV _{DD} | — |
| TSEC3_RX_CLK | W2 | I | TV _{DD} | — |
| TSEC3_RX_DV | W1 | I | TV _{DD} | — |
| TSEC3_RX_ER | Y2 | I | TV _{DD} | — |
| TSEC3_TX_CLK | V10 | I | TV _{DD} | — |
| TSEC3_TX_EN | V9 | O | TV _{DD} | 30 |
| Three-Speed Ethernet Controller (Gigabit Ethernet 4) | | | | |
| TSEC4_TXD[3:0]/TSEC3_TXD[7:4] | AB8, Y7, AA7, Y8 | O | TV _{DD} | 1, 5, 9, 29 |
| TSEC4_RXD[3:0]/TSEC3_RXD[7:4] | AA1, Y3, AA2, AA4 | I | TV _{DD} | 1 |
| TSEC4_GTX_CLK | AA5 | O | TV _{DD} | — |
| TSEC4_RX_CLK/TSEC3_COL | Y5 | I | TV _{DD} | 1 |
| TSEC4_RX_DV/TSEC3_CRS | AA3 | I/O | TV _{DD} | 1, 31 |
| TSEC4_TX_EN/TSEC3_TX_ER | AB6 | O | TV _{DD} | 1, 30 |
| DUART | | | | |
| UART_CTS[0:1] | AB3, AC5 | I | OV _{DD} | — |
| UART_RTS[0:1] | AC6, AD7 | O | OV _{DD} | — |
| UART_SIN[0:1] | AB5, AC7 | I | OV _{DD} | — |
| UART_SOUT[0:1] | AB7, AD8 | O | OV _{DD} | — |
| I²C Interface | | | | |
| IIC1_SCL | AG22 | I/O | OV _{DD} | 4, 27 |
| IIC1_SDA | AG21 | I/O | OV _{DD} | 4, 27 |
| IIC2_SCL | AG15 | I/O | OV _{DD} | 4, 27 |
| IIC2_SDA | AG14 | I/O | OV _{DD} | 4, 27 |
| SerDes | | | | |
| SD_RX[0:3] | M28, N26, P28, R26 | I | XV _{DD} | — |
| SD_RX[0:3] | M27, N25, P27, R25 | I | XV _{DD} | — |
| SD_TX[0:3] | M22, N20, P22, R20 | O | XV _{DD} | — |
| SD_TX[0:3] | M23, N21, P23, R21 | O | XV _{DD} | — |
| Reserved | W26, Y28, AA26, AB28 | — | — | 40 |
| Reserved | W25, Y27, AA25, AB27 | — | — | 40 |

Table 73. MPC8545E Pinout Listing (continued)

| Signal | Package Pin Number | Pin Type | Power Supply | Notes |
|---------------|--------------------|----------|---------------------|-------|
| SD_IMP_CAL_RX | L28 | I | 200 Ω to GND | — |
| SD_IMP_CAL_TX | AB26 | I | 100 Ω to GND | — |
| SD_PLL_TPA | U26 | O | — | 24 |

Note: All note references in this table use the same numbers as those for [Table 71](#). See [Table 71](#) for the meanings of these notes.

[Table 74](#) provides the pin-out listing for the MPC8543E 783 FC-PBGA package.

NOTE

All note references in the following table use the same numbers as those for [Table 71](#). See [Table 71](#) for the meanings of these notes.

Table 74. MPC8543E Pinout Listing

| Signal | Package Pin Number | Pin Type | Power Supply | Notes |
|--------------------------|---|----------|------------------|----------|
| PCI1 (One 32-Bit) | | | | |
| Reserved | AB14, AC15, AA15, Y16, W16, AB16, AC16, AA16, AE17, AA18, W18, AC17, AD16, AE16, Y17, AC18, | — | — | 110 |
| GPOUT[8:15] | AB18, AA19, AB19, AB21, AA20, AC20, AB20, AB22 | O | OV _{DD} | — |
| GPIN[8:15] | AC22, AD21, AB23, AF23, AD23, AE23, AC23, AC24 | I | OV _{DD} | 111 |
| PCI1_AD[31:0] | AH6, AE7, AF7, AG7, AH7, AF8, AH8, AE9, AH9, AC10, AB10, AD10, AG10, AA10, AH10, AA11, AB12, AE12, AG12, AH12, AB13, AA12, AC13, AE13, Y14, W13, AG13, V14, AH13, AC14, Y15, AB15 | I/O | OV _{DD} | 17 |
| Reserved | AF15, AD14, AE15, AD15 | — | — | 110 |
| PCI1_C_BE[3:0] | AF9, AD11, Y12, Y13 | I/O | OV _{DD} | 17 |
| Reserved | W15 | — | — | 110 |
| PCI1_GNT[4:1] | AG6, AE6, AF5, AH5 | O | OV _{DD} | 5, 9, 35 |
| PCI1_GNT0 | AG5 | I/O | OV _{DD} | — |
| PCI1_IRDY | AF11 | I/O | OV _{DD} | 2 |
| PCI1_PAR | AD12 | I/O | OV _{DD} | — |
| PCI1_PERR | AC12 | I/O | OV _{DD} | 2 |
| PCI1_SERR | V13 | I/O | OV _{DD} | 2, 4 |
| PCI1_STOP | W12 | I/O | OV _{DD} | 2 |

Table 74. MPC8543E Pinout Listing (continued)

| Signal | Package Pin Number | Pin Type | Power Supply | Notes |
|---|-------------------------|----------|------------------|----------|
| GPOUT[0:5] | N9, N10, P8, N7, R9, N5 | O | LV _{DD} | — |
| cfg_dram_type0/GPOUT6 | R8 | O | LV _{DD} | 5, 9 |
| GPOUT7 | N6 | O | LV _{DD} | — |
| Reserved | P1 | — | — | 104 |
| Reserved | R6 | — | — | 104 |
| Reserved | P6 | — | — | 15 |
| Reserved | N4 | — | — | 105 |
| FIFO1_RXC2 | P5 | I | LV _{DD} | 104 |
| Reserved | R1 | — | — | 104 |
| Reserved | P10 | — | — | 105 |
| FIFO1_TXC2 | P7 | O | LV _{DD} | 15 |
| cfg_dram_type1 | R10 | O | LV _{DD} | 5, 9 |
| Three-Speed Ethernet Controller (Gigabit Ethernet 3) | | | | |
| TSEC3_TXD[3:0] | V8, W10, Y10, W7 | O | TV _{DD} | 5, 9, 29 |
| TSEC3_RXD[3:0] | Y1, W3, W5, W4 | I | TV _{DD} | — |
| TSEC3_GTX_CLK | W8 | O | TV _{DD} | — |
| TSEC3_RX_CLK | W2 | I | TV _{DD} | — |
| TSEC3_RX_DV | W1 | I | TV _{DD} | — |
| TSEC3_RX_ER | Y2 | I | TV _{DD} | — |
| TSEC3_TX_CLK | V10 | I | TV _{DD} | — |
| TSEC3_TX_EN | V9 | O | TV _{DD} | 30 |
| TSEC3_TXD[7:4] | AB8, Y7, AA7, Y8 | O | TV _{DD} | 5, 9, 29 |
| TSEC3_RXD[7:4] | AA1, Y3, AA2, AA4 | I | TV _{DD} | — |
| Reserved | AA5 | — | — | 15 |
| TSEC3_COL | Y5 | I | TV _{DD} | — |
| TSEC3_CRS | AA3 | I/O | TV _{DD} | 31 |
| TSEC3_TX_ER | AB6 | O | TV _{DD} | — |
| DUART | | | | |
| UART_CTS[0:1] | AB3, AC5 | I | OV _{DD} | — |
| UART_RTS[0:1] | AC6, AD7 | O | OV _{DD} | — |
| UART_SIN[0:1] | AB5, AC7 | I | OV _{DD} | — |
| UART_SOUT[0:1] | AB7, AD8 | O | OV _{DD} | — |
| I²C interface | | | | |
| IIC1_SCL | AG22 | I/O | OV _{DD} | 4, 27 |

Table 80. Memory Bus Clocking Specifications (MPC8543E)

| Characteristic | Maximum Processor Core Frequency | | Unit | Notes |
|------------------------|----------------------------------|-----|------|-------|
| | 800, 1000 MHz | | | |
| | Min | Max | | |
| Memory bus clock speed | 166 | 200 | MHz | 1, 2 |

Notes:

1. **Caution:** The CCB clock to SYSCLK ratio and e500 core to CCB clock ratio settings must be chosen such that the resulting SYSCLK frequency, e500 (core) frequency, and CCB clock frequency do not exceed their respective maximum or minimum operating frequencies. See [Section 20.2, "CCB/SYSCLK PLL Ratio,"](#) and [Section 20.3, "e500 Core PLL Ratio,"](#) for ratio settings.
2. The memory bus speed is half of the DDR/DDR2 data rate, hence, half of the platform clock frequency.

20.2 CCB/SYSCLK PLL Ratio

The CCB clock is the clock that drives the e500 core complex bus (CCB), and is also called the platform clock. The frequency of the CCB is set using the following reset signals, as shown in [Table 81](#):

- SYSCLK input signal
- Binary value on LA[28:31] at power up

Note that there is no default for this PLL ratio; these signals must be pulled to the desired values. Also note that the DDR data rate is the determining factor in selecting the CCB bus frequency, since the CCB frequency must equal the DDR data rate.

For specifications on the PCI_CLK, see the *PCI 2.2 Specification*.

Table 81. CCB Clock Ratio

| Binary Value of LA[28:31] Signals | CCB:SYSCLK Ratio | Binary Value of LA[28:31] Signals | CCB:SYSCLK Ratio |
|-----------------------------------|------------------|-----------------------------------|------------------|
| 0000 | 16:1 | 1000 | 8:1 |
| 0001 | Reserved | 1001 | 9:1 |
| 0010 | 2:1 | 1010 | 10:1 |
| 0011 | 3:1 | 1011 | Reserved |
| 0100 | 4:1 | 1100 | 12:1 |
| 0101 | 5:1 | 1101 | 20:1 |
| 0110 | 6:1 | 1110 | Reserved |
| 0111 | Reserved | 1111 | Reserved |

The platform PLL ratio and e500 PLL ratio configuration pins are not equipped with these default pull-up devices.

22.9 JTAG Configuration Signals

Correct operation of the JTAG interface requires configuration of a group of system control pins as demonstrated in [Figure 63](#). Care must be taken to ensure that these pins are maintained at a valid deasserted state under normal operating conditions as most have asynchronous behavior and spurious assertion gives unpredictable results.

Boundary-scan testing is enabled through the JTAG interface signals. The $\overline{\text{TRST}}$ signal is optional in the IEEE 1149.1 specification, but it is provided on all processors built on Power Architecture technology. The device requires $\overline{\text{TRST}}$ to be asserted during power-on reset flow to ensure that the JTAG boundary logic does not interfere with normal chip operation. While the TAP controller can be forced to the reset state using only the TCK and TMS signals, generally systems assert $\overline{\text{TRST}}$ during the power-on reset flow. Simply tying $\overline{\text{TRST}}$ to $\overline{\text{HRESET}}$ is not practical because the JTAG interface is also used for accessing the common on-chip processor (COP), which implements the debug interface to the chip.

The COP function of these processors allow a remote computer system (typically, a PC with dedicated hardware and debugging software) to access and control the internal operations of the processor. The COP interface connects primarily through the JTAG port of the processor, with some additional status monitoring signals. The COP port requires the ability to independently assert $\overline{\text{HRESET}}$ or $\overline{\text{TRST}}$ in order to fully control the processor. If the target system has independent reset sources, such as voltage monitors, watchdog timers, power supply failures, or push-button switches, then the COP reset signals must be merged into these signals with logic.

The arrangement shown in [Figure 63](#) allows the COP port to independently assert $\overline{\text{HRESET}}$ or $\overline{\text{TRST}}$, while ensuring that the target can drive $\overline{\text{HRESET}}$ as well.

The COP interface has a standard header, shown in [Figure 62](#), for connection to the target system, and is based on the 0.025" square-post, 0.100" centered header assembly (often called a Berg header). The connector typically has pin 14 removed as a connector key.

The COP header adds many benefits such as breakpoints, watchpoints, register and memory examination/modification, and other standard debugger features. An inexpensive option can be to leave the COP header unpopulated until needed.

There is no standardized way to number the COP header; so emulator vendors have issued many different pin numbering schemes. Some COP headers are numbered top-to-bottom then left-to-right, while others use left-to-right then top-to-bottom. Still others number the pins counter-clockwise from pin 1 (as with an IC). Regardless of the numbering scheme, the signal placement recommended in [Figure 62](#) is common to all known emulators.

22.9.1 Termination of Unused Signals

Freescale recommends the following connections, when the JTAG interface and COP header are not used:

- $\overline{\text{TRST}}$ must be tied to $\overline{\text{HRESET}}$ through a 0 k Ω isolation resistor so that it is asserted when the system reset signal ($\overline{\text{HRESET}}$) is asserted, ensuring that the JTAG scan chain is initialized during the power-on reset flow. Freescale recommends that the COP header be designed into the system

as shown in Figure 63. If this is not possible, the isolation resistor allows future access to $\overline{\text{TRST}}$ in case a JTAG interface may need to be wired onto the system in future debug situations.

- No pull-up/pull-down is required for TDI, TMS, TDO, or TCK.

| | | | |
|--------------------------------------|----|---------------|-------------------------------------|
| COP_TDO | 1 | 2 | NC |
| COP_TDI | 3 | 4 | $\overline{\text{COP_TRST}}$ |
| COP_RUN/STOP | 5 | 6 | COP_VDD_SENSE |
| COP_TCK | 7 | 8 | $\overline{\text{COP_CHKSTP_IN}}$ |
| COP_TMS | 9 | 10 | NC |
| $\overline{\text{COP_SRESET}}$ | 11 | 12 | NC |
| $\overline{\text{COP_HRESET}}$ | 13 | KEY No pin | |
| $\overline{\text{COP_CHKSTP_OUT}}$ | 15 | 16 | GND |

Figure 62. COP Connector Physical Pinout