



Welcome to [E-XFL.COM](#)

### Understanding [Embedded - Microprocessors](#)

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

### Applications of [Embedded - Microprocessors](#)

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

#### Details

Product Status	Obsolete
Core Processor	PowerPC e500
Number of Cores/Bus Width	1 Core, 32-Bit
Speed	1.333GHz
Co-Processors/DSP	Signal Processing; SPE
RAM Controllers	DDR, DDR2, SDRAM
Graphics Acceleration	No
Display & Interface Controllers	-
Ethernet	10/100/1000Mbps (4)
SATA	-
USB	-
Voltage - I/O	1.8V, 2.5V, 3.3V
Operating Temperature	-40°C ~ 105°C (TA)
Security Features	-
Package / Case	783-BBGA, FCBGA
Supplier Device Package	783-FCPBGA (29x29)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/nxp-semiconductors/mpc8548cvtaujd">https://www.e-xfl.com/product-detail/nxp-semiconductors/mpc8548cvtaujd</a>

- Up to 32 simultaneous open pages for DDR2
- Contiguous or discontiguous memory mapping
- Read-modify-write support for RapidIO atomic increment, decrement, set, and clear transactions
- Sleep mode support for self-refresh SDRAM
- On-die termination support when using DDR2
- Supports auto refreshing
- On-the-fly power management using CKE signal
- Registered DIMM support
- Fast memory access via JTAG port
- 2.5-V SSTL\_2 compatible I/O (1.8-V SSTL\_1.8 for DDR2)
- Support for battery-backed main memory
- Programmable interrupt controller (PIC)
  - Programming model is compliant with the OpenPIC architecture.
  - Supports 16 programmable interrupt and processor task priority levels
  - Supports 12 discrete external interrupts
  - Supports 4 message interrupts with 32-bit messages
  - Supports connection of an external interrupt controller such as the 8259 programmable interrupt controller
  - Four global high-resolution timers/counters that can generate interrupts
  - Supports a variety of other internal interrupt sources
  - Supports fully nested interrupt delivery
  - Interrupts can be routed to external pin for external processing.
  - Interrupts can be routed to the e500 core's standard or critical interrupt inputs.
  - Interrupt summary registers allow fast identification of interrupt source.
- Integrated security engine (SEC) optimized to process all the algorithms associated with IPSec, IKE, WTLS/WAP, SSL/TLS, and 3GPP
  - Four crypto-channels, each supporting multi-command descriptor chains
    - Dynamic assignment of crypto-execution units via an integrated controller
    - Buffer size of 256 bytes for each execution unit, with flow control for large data sizes
  - PKEU—public key execution unit
    - RSA and Diffie-Hellman; programmable field size up to 2048 bits
    - Elliptic curve cryptography with  $F_2m$  and  $F(p)$  modes and programmable field size up to 511 bits
  - DEU—Data Encryption Standard execution unit
    - DES, 3DES
    - Two key (K1, K2) or three key (K1, K2, K3)
    - ECB and CBC modes for both DES and 3DES

- VRRP and HSRP support for seamless router fail-over
  - Up to 16 exact-match MAC addresses supported
  - Broadcast address (accept/reject)
  - Hash table match on up to 512 multicast addresses
  - Promiscuous mode
- Buffer descriptors backward compatible with MPC8260 and MPC860T 10/100 Ethernet programming models
- RMON statistics support
- 10-Kbyte internal transmit and 2-Kbyte receive FIFOs
- MII management interface for control and status
- Ability to force allocation of header information and buffer descriptors into L2 cache
- OCeaN switch fabric
  - Full crossbar packet switch
  - Reorders packets from a source based on priorities
  - Reorders packets to bypass blocked packets
  - Implements starvation avoidance algorithms
  - Supports packets with payloads of up to 256 bytes
- Integrated DMA controller
  - Four-channel controller
  - All channels accessible by both the local and remote masters
  - Extended DMA functions (advanced chaining and striding capability)
  - Support for scatter and gather transfers
  - Misaligned transfer capability
  - Interrupt on completed segment, link, list, and error
  - Supports transfers to or from any local memory or I/O port
  - Selectable hardware-enforced coherency (snoop/no snoop)
  - Ability to start and flow control each DMA channel from external 3-pin interface
  - Ability to launch DMA from single write transaction
- Two PCI/PCI-X controllers
  - PCI 2.2 and PCI-X 1.0 compatible
  - One 32-/64-bit PCI/PCI-X port with support for speeds of up to 133 MHz (maximum PCI-X frequency in synchronous mode is 110 MHz)
  - One 32-bit PCI port with support for speeds from 16 to 66 MHz (available when the other port is in 32-bit mode)
  - Host and agent mode support
  - 64-bit dual address cycle (DAC) support
  - PCI-X supports multiple split transactions
  - Supports PCI-to-memory and memory-to-PCI streaming

## 4.5 Platform to FIFO Restrictions

Note the following FIFO maximum speed restrictions based on platform speed.

For FIFO GMII mode:

$$\text{FIFO TX/RX clock frequency} \leq \text{platform clock frequency}/4.2$$

For example, if the platform frequency is 533 MHz, the FIFO TX/RX clock frequency must be no more than 127 MHz.

For FIFO encoded mode:

$$\text{FIFO TX/RX clock frequency} \leq \text{platform clock frequency}/4.2$$

For example, if the platform frequency is 533 MHz, the FIFO TX/RX clock frequency must be no more than 167 MHz.

## 4.6 Platform Frequency Requirements for PCI-Express and Serial RapidIO

The CCB clock frequency must be considered for proper operation of the high-speed PCI-Express and Serial RapidIO interfaces as described below.

For proper PCI Express operation, the CCB clock frequency must be greater than:

$$\frac{527 \text{ MHz} \times (\text{PCI-Express link width})}{8}$$

See *MPC8548ERM, Rev. 2, PowerQUICC III Integrated Processor Family Reference Manual*, Section 18.1.3.2, “Link Width,” for PCI Express interface width details.

For proper serial RapidIO operation, the CCB clock frequency must be greater than:

$$\frac{2 \times (0.80) \times (\text{Serial RapidIO interface frequency}) \times (\text{Serial RapidIO link width})}{64}$$

See *MPC8548ERM, Rev. 2, PowerQUICC III Integrated Processor Family Reference Manual*, Section 17.4, “1x/4x LP-Serial Signal Descriptions,” for serial RapidIO interface width and frequency details.

## 4.7 Other Input Clocks

For information on the input clocks of other functional blocks of the platform see the specific section of this document.

## 5 RESET Initialization

This section describes the AC electrical specifications for the RESET initialization timing requirements of the device. The following table provides the RESET initialization AC timing specifications for the DDR SDRAM component(s).

**Table 8. RESET Initialization Timing Specifications**

Parameter/Condition	Min	Max	Unit	Notes
Required assertion time of $\overline{\text{HRESET}}$	100	—	$\mu\text{s}$	—
Minimum assertion time for $\overline{\text{SRESET}}$	3	—	SYSCLKs	1
PLL input setup time with stable SYSCLK before $\overline{\text{HRESET}}$ negation	100	—	$\mu\text{s}$	—
Input setup time for POR configs (other than PLL config) with respect to negation of $\overline{\text{HRESET}}$	4	—	SYSCLKs	1
Input hold time for all POR configs (including PLL config) with respect to negation of $\overline{\text{HRESET}}$	2	—	SYSCLKs	1
Maximum valid-to-high impedance time for actively driven POR configs with respect to negation of $\overline{\text{HRESET}}$	—	5	SYSCLKs	1

**Note:**

1. SYSCLK is the primary clock input for the device.

The following table provides the PLL lock times.

**Table 9. PLL Lock Times**

Parameter/Condition	Min	Max	Unit
Core and platform PLL lock times	—	100	$\mu\text{s}$
Local bus PLL lock time	—	50	$\mu\text{s}$
PCI/PCI-X bus PLL lock time	—	50	$\mu\text{s}$

### 5.1 Power-On Ramp Rate

This section describes the AC electrical specifications for the power-on ramp rate requirements. Controlling the maximum power-on ramp rate is required to avoid falsely triggering the ESD circuitry. The following table provides the power supply ramp rate specifications.

**Table 10. Power Supply Ramp Rate**

Parameter	Min	Max	Unit	Notes
Required ramp rate for MVREF	—	3500	V/s	1
Required ramp rate for VDD	—	4000	V/s	1, 2

**Note:**

1. Maximum ramp rate from 200 to 500 mV is most critical as this range may falsely trigger the ESD circuitry.
2. VDD itself is not vulnerable to false ESD triggering; however, as per [Section 22.2, “PLL Power Supply Filtering,”](#) the recommended AVDD\_CORE, AVDD\_PLAT, AVDD\_LBIU, AVDD\_PCI1 and AVDD\_PCI2 filters are all connected to VDD. Their ramp rates must be equal to or less than the VDD ramp rate.

## 6.2 DDR SDRAM AC Electrical Characteristics

This section provides the AC electrical characteristics for the DDR SDRAM interface. The DDR controller supports both DDR1 and DDR2 memories. DDR1 is supported with the following AC timings at data rates of 333 MHz. DDR2 is supported with the following AC timings at data rates down to 333 MHz.

### 6.2.1 DDR SDRAM Input AC Timing Specifications

This table provides the input AC timing specifications for the DDR SDRAM when  $GV_{DD}(typ) = 1.8\text{ V}$ .

**Table 16. DDR2 SDRAM Input AC Timing Specifications for 1.8-V Interface**

At recommended operating conditions

Parameter	Symbol	Min	Max	Unit
AC input low voltage	$V_{IL}$	—	$MV_{REF} - 0.25$	V
AC input high voltage	$V_{IH}$	$MV_{REF} + 0.25$	—	V

Table 17 provides the input AC timing specifications for the DDR SDRAM when  $GV_{DD}(typ) = 2.5\text{ V}$ .

**Table 17. DDR SDRAM Input AC Timing Specifications for 2.5-V Interface**

At recommended operating conditions.

Parameter	Symbol	Min	Max	Unit
AC input low voltage	$V_{IL}$	—	$MV_{REF} - 0.31$	V
AC input high voltage	$V_{IH}$	$MV_{REF} + 0.31$	—	V

This table provides the input AC timing specifications for the DDR SDRAM interface.

**Table 18. DDR SDRAM Input AC Timing Specifications**

At recommended operating conditions.

Parameter	Symbol	Min	Max	Unit	Notes
Controller Skew for MDQS—MDQ/MECC	$t_{CISKEW}$			ps	1, 2
533 MHz		–300	300		
400 MHz		–365	365		
333 MHz		–390	390		

**Notes:**

1.  $t_{CISKEW}$  represents the total amount of skew consumed by the controller between MDQS[n] and any corresponding bit that is captured with MDQS[n]. This must be subtracted from the total timing budget.
2. The amount of skew that can be tolerated from MDQS to a corresponding MDQ signal is called  $t_{DISKEW}$ . This can be determined by the following equation:  $t_{DISKEW} = \pm (T/4 - \text{abs}(t_{CISKEW}))$  where T is the clock period and  $\text{abs}(t_{CISKEW})$  is the absolute value of  $t_{CISKEW}$ .

Figure 10 shows the GMII receive AC timing diagram.




Figure 10. GMII Receive AC Timing Diagram

## 8.2.3 MII AC Timing Specifications

This section describes the MII transmit and receive AC timing specifications.

### 8.2.3.1 MII Transmit AC Timing Specifications

This table provides the MII transmit AC timing specifications.

Table 28. MII Transmit AC Timing Specifications

Parameter/Condition	Symbol <sup>1</sup>	Min	Typ	Max	Unit
TX_CLK clock period 10 Mbps	$t_{MTX}^2$	—	400	—	ns
TX_CLK clock period 100 Mbps	$t_{MTX}$	—	40	—	ns
TX_CLK duty cycle	$t_{MTXH}/t_{MTX}$	35	—	65	%
TX_CLK to MII data TXD[3:0], TX_ER, TX_EN delay	$t_{MTKHDX}$	1	5	15	ns
TX_CLK data clock rise (20%–80%)	$t_{MTXR}^2$	1.0	—	4.0	ns
TX_CLK data clock fall (80%–20%)	$t_{MTXF}^2$	1.0	—	4.0	ns

**Notes:**

- The symbols used for timing specifications follow the pattern of  $t_{(first\ two\ letters\ of\ functional\ block)(signal)(state)(reference)(state)}$  for inputs and  $t_{(first\ two\ letters\ of\ functional\ block)(reference)(state)(signal)(state)}$  for outputs. For example,  $t_{MTKHDX}$  symbolizes MII transmit timing (MT) for the time  $t_{MTX}$  clock reference (K) going high (H) until data outputs (D) are invalid (X). Note that, in general, the clock reference symbol representation is based on two to three letters representing the clock of a particular functional. For example, the subscript of  $t_{MTX}$  represents the MII(M) transmit (TX) clock. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).
- Guaranteed by design.




Figure 24. Local Bus Signals (PLL Bypass Mode)

**NOTE**

In PLL bypass mode, LCLK[n] is the inverted version of the internal clock with the delay of  $t_{LBKHK1}$ . In this mode, signals are launched at the rising edge of the internal clock and are captured at falling edge of the internal clock with the exception of  $\overline{LGTA}$ /LUPWAIT (which is captured on the rising edge of the internal clock).



This table provides the PCI AC timing specifications at 66 MHz.


**Table 52. PCI AC Timing Specifications at 66 MHz**

Parameter	Symbol <sup>1</sup>	Min	Max	Unit	Notes
CLK to output valid	$t_{\text{PCKHOV}}$	—	6.0	ns	2, 3
Output hold from CLK	$t_{\text{PCKHOX}}$	2.0	—	ns	2, 10
CLK to output high impedance	$t_{\text{PCKHOZ}}$	—	14	ns	2, 4, 11
Input setup to CLK	$t_{\text{PCIVKH}}$	3.0	—	ns	2, 5, 10
Input hold from CLK	$t_{\text{PCIXKH}}$	0	—	ns	2, 5, 10
$\overline{\text{REQ64}}$ to $\overline{\text{HRESET}}$ <sup>9</sup> setup time	$t_{\text{PCRVRH}}$	$10 \times t_{\text{SYS}}$	—	clocks	6, 7, 11
$\overline{\text{HRESET}}$ to $\overline{\text{REQ64}}$ hold time	$t_{\text{PCRHRX}}$	0	50	ns	7, 11
$\overline{\text{HRESET}}$ high to first FRAME assertion	$t_{\text{PCRHFV}}$	10	—	clocks	8, 11

**Notes:**


1. The symbols used for timing specifications follow the pattern of  $t_{\text{(first two letters of functional block)(signal)(state)(reference)(state)}}$  for inputs and  $t_{\text{(first two letters of functional block)(reference)(state)(signal)(state)}}$  for outputs. For example,  $t_{\text{PCIVKH}}$  symbolizes PCI/PCI-X timing (PC) with respect to the time the input signals (I) reach the valid state (V) relative to the SYSCLK clock,  $t_{\text{SYS}}$ , reference (K) going to the high (H) state or setup time. Also,  $t_{\text{PCRHFV}}$  symbolizes PCI/PCI-X timing (PC) with respect to the time hard reset (R) went high (H) relative to the frame signal (F) going to the valid (V) state.
2. See the timing measurement conditions in the *PCI 2.2 Local Bus Specifications*.
3. All PCI signals are measured from  $\text{OV}_{\text{DD}}/2$  of the rising edge of SYSCLK or PCI\_CLK $n$  to  $0.4 \times \text{OV}_{\text{DD}}$  of the signal in question for 3.3-V PCI signaling levels.
4. For purposes of active/float timing measurements, the Hi-Z or off state is defined to be when the total current delivered through the component pin is less than or equal to the leakage current specification.
5. Input timings are measured at the pin.
6. The timing parameter  $t_{\text{SYS}}$  indicates the minimum and maximum CLK cycle times for the various specified frequencies. The system clock period must be kept within the minimum and maximum defined ranges. For values see [Section 20, "Clocking."](#)
7. The setup and hold time is with respect to the rising edge of  $\overline{\text{HRESET}}$ .
8. The timing parameter  $t_{\text{PCRHFV}}$  is a minimum of 10 clocks rather than the minimum of 5 clocks in the *PCI 2.2 Local Bus Specifications*.
9. The reset assertion timing requirement for  $\overline{\text{HRESET}}$  is 100  $\mu\text{s}$ .
10. Guaranteed by characterization.
11. Guaranteed by design.

[Figure 35](#) provides the AC test load for PCI and PCI-X.



**Figure 35. PCI/PCI-X AC Test Load**

of a balanced interchange circuit and ground. In this example, for SerDes output,  $V_{cm\_out} = V_{SD\_TX} + V_{\overline{SD\_TX}} = (A + B)/2$ , which is the arithmetic mean of the two complimentary output voltages within a differential pair. In a system, the common mode voltage may often differ from one component's output to the other's input. Sometimes, it may be even different between the receiver input and driver output circuits within the same component. It is also referred to as the DC offset.



**Figure 38. Differential Voltage Definitions for Transmitter or Receiver**

To illustrate these definitions using real values, consider the case of a CML (current mode logic) transmitter that has a common mode voltage of 2.25 V and each of its outputs, TD and  $\overline{TD}$ , has a swing that goes between 2.5 and 2.0 V. Using these values, the peak-to-peak voltage swing of each signal (TD or  $\overline{TD}$ ) is 500 mVp-p, which is referred as the single-ended swing for each signal. In this example, since the differential signaling environment is fully symmetrical, the transmitter output's differential swing ( $V_{OD}$ ) has the same amplitude as each signal's single-ended swing. The differential output signal ranges between 500 and -500 mV, in other words,  $V_{OD}$  is 500 mV in one phase and -500 mV in the other phase. The peak differential voltage ( $V_{DIFFp}$ ) is 500 mV. The peak-to-peak differential voltage ( $V_{DIFFpp}$ ) is 1000 mVp-p.

## 16.2 SerDes Reference Clocks

The SerDes reference clock inputs are applied to an internal PLL whose output creates the clock used by the corresponding SerDes lanes. The SerDes reference clocks inputs are  $SD\_REF\_CLK$  and  $\overline{SD\_REF\_CLK}$  for PCI Express and serial RapidIO.

The following sections describe the SerDes reference clock requirements and some application information.

### 16.2.1 SerDes Reference Clock Receiver Characteristics

Figure 39 shows a receiver reference diagram of the SerDes reference clocks.

- The supply voltage requirements for  $XV_{DD\_SRDS2}$  are specified in Table 1 and Table 2.
- SerDes Reference clock receiver reference circuit structure:

to AC-coupling. Its value could be ranged from 140 to 240  $\Omega$  depending on the clock driver vendor's requirement. R2 is used together with the SerDes reference clock receiver's 50- $\Omega$  termination resistor to attenuate the LVPECL output's differential peak level such that it meets the SerDes reference clock's differential input amplitude requirement (between 200 and 800 mV differential peak). For example, if the LVPECL output's differential peak is 900 mV and the desired SerDes reference clock input amplitude is selected as 600 mV, the attenuation factor is 0.67, which requires  $R2 = 25 \Omega$ . Consult a clock driver chip manufacturer to verify whether this connection scheme is compatible with a particular clock driver chip.




Figure 45. AC-Coupled Differential Connection with LVPECL Clock Driver (Reference Only)

Figure 46 shows the SerDes reference clock connection reference circuits for a single-ended clock driver. It assumes the DC levels of the clock driver are compatible with the SerDes reference clock input's DC requirement.




Figure 46. Single-Ended Connection (Reference Only)


Table 57. Differential Receiver (RX) Input Specifications (continued)

Symbol	Parameter	Min	Nom	Max	Unit	Comments
$V_{RX-CM-ACp}$	AC peak common mode input voltage	—	—	150	mV	$V_{RX-CM-ACp} =  V_{RXD+} - V_{RXD-} /2 + V_{RX-CM-DC}$ $V_{RX-CM-DC} = DC_{(avg)} \text{ of }  V_{RX-D+} + V_{RX-D-}  \div 2$ . See Note 2.
$RL_{RX-DIFF}$	Differential return loss	15	—	—	dB	Measured over 50 MHz to 1.25 GHz with the D+ and D– lines biased at +300 mV and –300 mV, respectively. See Note 4.
$RL_{RX-CM}$	Common mode return loss	6	—	—	dB	Measured over 50 MHz to 1.25 GHz with the D+ and D– lines biased at 0 V. See Note 4.
$Z_{RX-DIFF-DC}$	DC differential input impedance	80	100	120	$\Omega$	RX DC differential mode impedance. See Note 5.
$Z_{RX-DC}$	DC input impedance	40	50	60	$\Omega$	Required RX D+ as well as D– DC impedance ( $50 \pm 20\%$ tolerance). See Notes 2 and 5.
$Z_{RX-HIGH-IMP-DC}$	Powered down DC input impedance	200 k	—	—	$\Omega$	Required RX D+ as well as D– DC impedance when the receiver terminations do not have power. See Note 6.
$V_{RX-IDLE-DET-DIFFp-p}$	Electrical idle detect threshold	65	—	175	mV	$V_{RX-IDLE-DET-DIFFp-p} = 2 \times  V_{RX-D+} - V_{RX-D-} $ . Measured at the package pins of the receiver
$T_{RX-IDLE-DET-DIFF-ENTERTIME}$	Unexpected electrical idle enter detect threshold integration time	—	—	10	ms	An unexpected electrical idle ( $V_{RX-DIFFp-p} < V_{RX-IDLE-DET-DIFFp-p}$ ) must be recognized no longer than $T_{RX-IDLE-DET-DIFF-ENTERING}$ to signal an unexpected idle condition.

## 18.3 Signal Definitions

LP-serial links use differential signaling. This section defines terms used in the description and specification of differential signals. Figure 51 shows how the signals are defined. The figures show waveforms for either a transmitter output (TD and  $\overline{\text{TD}}$ ) or a receiver input (RD and  $\overline{\text{RD}}$ ). Each signal swings between A volts and B volts where  $A > B$ . Using these waveforms, the definitions are as follows:

1. The transmitter output signals and the receiver input signals TD,  $\overline{\text{TD}}$ , RD, and  $\overline{\text{RD}}$  each have a peak-to-peak swing of  $A - B$  volts.
2. The differential output signal of the transmitter,  $V_{\text{OD}}$ , is defined as  $V_{\text{TD}} - V_{\overline{\text{TD}}}$ .
3. The differential input signal of the receiver,  $V_{\text{ID}}$ , is defined as  $V_{\text{RD}} - V_{\overline{\text{RD}}}$ .
4. The differential output signal of the transmitter and the differential input signal of the receiver each range from  $A - B$  to  $-(A - B)$  volts.
5. The peak value of the differential transmitter output signal and the differential receiver input signal is  $A - B$  volts.
6. The peak-to-peak value of the differential transmitter output signal and the differential receiver input signal is  $2 \times (A - B)$  volts.



**Figure 51. Differential Peak-Peak Voltage of Transmitter or Receiver**

To illustrate these definitions using real values, consider the case of a CML (current mode logic) transmitter that has a common mode voltage of 2.25 V and each of its outputs, TD and  $\overline{\text{TD}}$ , has a swing that goes between 2.5 and 2.0 V. Using these values, the peak-to-peak voltage swing of the signals TD and  $\overline{\text{TD}}$  is 500 mVp-p. The differential output signal ranges between 500 and -500 mV. The peak differential voltage is 500 mV. The peak-to-peak differential voltage is 1000 mVp-p.


## 18.4 Equalization

With the use of high-speed serial links, the interconnect media causes degradation of the signal at the receiver. Effects such as inter-symbol interference (ISI) or data dependent jitter are produced. This loss can be large enough to degrade the eye opening at the receiver beyond what is allowed in the specification. To negate a portion of these effects, equalization can be used. The most common equalization techniques that can be used are:

- A passive high pass filter network placed at the receiver. This is often referred to as passive equalization.
- The use of active circuits in the receiver. This is often referred to as adaptive equalization.

## 19.2 Mechanical Dimensions of the HiCTE FC-CBGA and FC-PBGA with Full Lid

The following figures show the mechanical dimensions and bottom surface nomenclature for the MPC8548E HiCTE FC-CBGA and FC-PBGA packages.



**Figure 55. Mechanical Dimensions and Bottom Surface Nomenclature of the HiCTE FC-CBGA and FC-PBGA with Full Lid**

Table 72. MPC8547E Pinout Listing (continued)

Signal	Package Pin Number	Pin Type	Power Supply	Notes
TSEC2_TX_ER	R10	O	LV <sub>DD</sub>	5, 9, 33
<b>Three-Speed Ethernet Controller (Gigabit Ethernet 3)</b>				
TSEC3_TXD[3:0]	V8, W10, Y10, W7	O	TV <sub>DD</sub>	5, 9, 29
TSEC3_RXD[3:0]	Y1, W3, W5, W4	I	TV <sub>DD</sub>	—
TSEC3_GTX_CLK	W8	O	TV <sub>DD</sub>	—
TSEC3_RX_CLK	W2	I	TV <sub>DD</sub>	—
TSEC3_RX_DV	W1	I	TV <sub>DD</sub>	—
TSEC3_RX_ER	Y2	I	TV <sub>DD</sub>	—
TSEC3_TX_CLK	V10	I	TV <sub>DD</sub>	—
TSEC3_TX_EN	V9	O	TV <sub>DD</sub>	30
<b>Three-Speed Ethernet Controller (Gigabit Ethernet 4)</b>				
TSEC4_TXD[3:0]/TSEC3_TXD[7:4]	AB8, Y7, AA7, Y8	O	TV <sub>DD</sub>	1, 5, 9, 29
TSEC4_RXD[3:0]/TSEC3_RXD[7:4]	AA1, Y3, AA2, AA4	I	TV <sub>DD</sub>	1
TSEC4_GTX_CLK	AA5	O	TV <sub>DD</sub>	—
TSEC4_RX_CLK/TSEC3_COL	Y5	I	TV <sub>DD</sub>	1
TSEC4_RX_DV/TSEC3_CRS	AA3	I/O	TV <sub>DD</sub>	1, 31
TSEC4_TX_EN/TSEC3_TX_ER	AB6	O	TV <sub>DD</sub>	1, 30
<b>DUART</b>				
UART_CTS[0:1]	AB3, AC5	I	OV <sub>DD</sub>	—
UART_RTS[0:1]	AC6, AD7	O	OV <sub>DD</sub>	—
UART_SIN[0:1]	AB5, AC7	I	OV <sub>DD</sub>	—
UART_SOUT[0:1]	AB7, AD8	O	OV <sub>DD</sub>	—
<b>I<sup>2</sup>C Interface</b>				
IIC1_SCL	AG22	I/O	OV <sub>DD</sub>	4, 27
IIC1_SDA	AG21	I/O	OV <sub>DD</sub>	4, 27
IIC2_SCL	AG15	I/O	OV <sub>DD</sub>	4, 27
IIC2_SDA	AG14	I/O	OV <sub>DD</sub>	4, 27
<b>SerDes</b>				
SD_RX[0:3]	M28, N26, P28, R26	I	XV <sub>DD</sub>	—
SD_RX[0:3]	M27, N25, P27, R25	I	XV <sub>DD</sub>	—
SD_TX[0:3]	M22, N20, P22, R20	O	XV <sub>DD</sub>	—
SD_TX[0:3]	M23, N21, P23, R21	O	XV <sub>DD</sub>	—
Reserved	W26, Y28, AA26, AB28	—	—	40
Reserved	W25, Y27, AA25, AB27	—	—	40

**Table 73. MPC8545E Pinout Listing (continued)**

Signal	Package Pin Number	Pin Type	Power Supply	Notes
SD_IMP_CAL_RX	L28	I	200 $\Omega$ to GND	—
SD_IMP_CAL_TX	AB26	I	100 $\Omega$ to GND	—
SD_PLL_TPA	U26	O	—	24

**Note:** All note references in this table use the same numbers as those for [Table 71](#). See [Table 71](#) for the meanings of these notes.

[Table 74](#) provides the pin-out listing for the MPC8543E 783 FC-PBGA package.

### NOTE

All note references in the following table use the same numbers as those for [Table 71](#). See [Table 71](#) for the meanings of these notes.

**Table 74. MPC8543E Pinout Listing**

Signal	Package Pin Number	Pin Type	Power Supply	Notes
<b>PCI1 (One 32-Bit)</b>				
Reserved	AB14, AC15, AA15, Y16, W16, AB16, AC16, AA16, AE17, AA18, W18, AC17, AD16, AE16, Y17, AC18,	—	—	110
GPOUT[8:15]	AB18, AA19, AB19, AB21, AA20, AC20, AB20, AB22	O	OV <sub>DD</sub>	—
GPIN[8:15]	AC22, AD21, AB23, AF23, AD23, AE23, AC23, AC24	I	OV <sub>DD</sub>	111
PCI1_AD[31:0]	AH6, AE7, AF7, AG7, AH7, AF8, AH8, AE9, AH9, AC10, AB10, AD10, AG10, AA10, AH10, AA11, AB12, AE12, AG12, AH12, AB13, AA12, AC13, AE13, Y14, W13, AG13, V14, AH13, AC14, Y15, AB15	I/O	OV <sub>DD</sub>	17
Reserved	AF15, AD14, AE15, AD15	—	—	110
PCI1_C_BE[3:0]	AF9, AD11, Y12, Y13	I/O	OV <sub>DD</sub>	17
Reserved	W15	—	—	110
PCI1_GNT[4:1]	AG6, AE6, AF5, AH5	O	OV <sub>DD</sub>	5, 9, 35
PCI1_GNT0	AG5	I/O	OV <sub>DD</sub>	—
PCI1_IRDY	AF11	I/O	OV <sub>DD</sub>	2
PCI1_PAR	AD12	I/O	OV <sub>DD</sub>	—
PCI1_PERR	AC12	I/O	OV <sub>DD</sub>	2
PCI1_SERR	V13	I/O	OV <sub>DD</sub>	2, 4
PCI1_STOP	W12	I/O	OV <sub>DD</sub>	2



Table 74. MPC8543E Pinout Listing (continued)

Signal	Package Pin Number	Pin Type	Power Supply	Notes
$\overline{\text{PCI1\_TRDY}}$	AG11	I/O	$\text{OV}_{\text{DD}}$	2
$\text{PCI1\_REQ}[4:1]$	AH2, AG4, AG3, AH4	I	$\text{OV}_{\text{DD}}$	—
$\overline{\text{PCI1\_REQ0}}$	AH3	I/O	$\text{OV}_{\text{DD}}$	—
$\text{PCI1\_CLK}$	AH26	I	$\text{OV}_{\text{DD}}$	39
$\overline{\text{PCI1\_DEVSEL}}$	AH11	I/O	$\text{OV}_{\text{DD}}$	2
$\overline{\text{PCI1\_FRAME}}$	AE11	I/O	$\text{OV}_{\text{DD}}$	2
$\text{PCI1\_IDSEL}$	AG9	I	$\text{OV}_{\text{DD}}$	—
cfg_pci1_width	AF14	I/O	$\text{OV}_{\text{DD}}$	112
Reserved	V15	—	—	110
Reserved	AE28	—	—	2
Reserved	AD26	—	—	110
Reserved	AD25	—	—	110
Reserved	AE26	—	—	110
cfg_pci1_clk	AG24	I	$\text{OV}_{\text{DD}}$	5
Reserved	AF25	—	—	101
Reserved	AE25	—	—	110
Reserved	AG25	—	—	110
Reserved	AD24	—	—	110
Reserved	AF24	—	—	110
Reserved	AD27	—	—	110
Reserved	AD28, AE27, W17, AF26	—	—	110
Reserved	AH25	—	—	110
<b>DDR SDRAM Memory Interface</b>				
MDQ[0:63]	L18, J18, K14, L13, L19, M18, L15, L14, A17, B17, A13, B12, C18, B18, B13, A12, H18, F18, J14, F15, K19, J19, H16, K15, D17, G16, K13, D14, D18, F17, F14, E14, A7, A6, D5, A4, C8, D7, B5, B4, A2, B1, D1, E4, A3, B2, D2, E3, F3, G4, J5, K5, F6, G5, J6, K4, J1, K2, M5, M3, J3, J2, L1, M6	I/O	$\text{GV}_{\text{DD}}$	—
MECC[0:7]	H13, F13, F11, C11, J13, G13, D12, M12	I/O	$\text{GV}_{\text{DD}}$	—
MDM[0:8]	M17, C16, K17, E16, B6, C4, H4, K1, E13	O	$\text{GV}_{\text{DD}}$	—
MDQS[0:8]	M15, A16, G17, G14, A5, D3, H1, L2, C13	I/O	$\text{GV}_{\text{DD}}$	—
$\overline{\text{MDQS}}[0:8]$	L17, B16, J16, H14, C6, C2, H3, L4, D13	I/O	$\text{GV}_{\text{DD}}$	—
MA[0:15]	A8, F9, D9, B9, A9, L10, M10, H10, K10, G10, B8, E10, B10, G6, A10, L11	O	$\text{GV}_{\text{DD}}$	—
MBA[0:2]	F7, J7, M11	O	$\text{GV}_{\text{DD}}$	—

Table 74. MPC8543E Pinout Listing (continued)

Signal	Package Pin Number	Pin Type	Power Supply	Notes
LSYNC_IN	F27	I	BV <sub>DD</sub>	—
LSYNC_OUT	F28	O	BV <sub>DD</sub>	—
<b>DMA</b>				
DMA_DACK[0:1]	AD3, AE1	O	OV <sub>DD</sub>	5, 9, 108
DMA_DREQ[0:1]	AD4, AE2	I	OV <sub>DD</sub>	—
DMA_DDONE[0:1]	AD2, AD1	O	OV <sub>DD</sub>	—
<b>Programmable Interrupt Controller</b>				
UDE	AH16	I	OV <sub>DD</sub>	—
MCP	AG19	I	OV <sub>DD</sub>	—
IRQ[0:7]	AG23, AF18, AE18, AF20, AG18, AF17, AH24, AE20	I	OV <sub>DD</sub>	—
IRQ[8]	AF19	I	OV <sub>DD</sub>	—
IRQ[9]/DMA_DREQ3	AF21	I	OV <sub>DD</sub>	1
IRQ[10]/DMA_DACK3	AE19	I/O	OV <sub>DD</sub>	1
IRQ[11]/DMA_DDONE3	AD20	I/O	OV <sub>DD</sub>	1
IRQ_OUT	AD18	O	OV <sub>DD</sub>	2, 4
<b>Ethernet Management Interface</b>				
EC_MDC	AB9	O	OV <sub>DD</sub>	5, 9
EC_MDIO	AC8	I/O	OV <sub>DD</sub>	—
<b>Gigabit Reference Clock</b>				
EC_GTX_CLK125	V11	I	LV <sub>DD</sub>	—
<b>Three-Speed Ethernet Controller (Gigabit Ethernet 1)</b>				
TSEC1_RXD[7:0]	R5, U1, R3, U2, V3, V1, T3, T2	I	LV <sub>DD</sub>	—
TSEC1_TXD[7:0]	T10, V7, U10, U5, U4, V6, T5, T8	O	LV <sub>DD</sub>	5, 9
TSEC1_COL	R4	I	LV <sub>DD</sub>	—
TSEC1_CRS	V5	I/O	LV <sub>DD</sub>	20
TSEC1_GTX_CLK	U7	O	LV <sub>DD</sub>	—
TSEC1_RX_CLK	U3	I	LV <sub>DD</sub>	—
TSEC1_RX_DV	V2	I	LV <sub>DD</sub>	—
TSEC1_RX_ER	T1	I	LV <sub>DD</sub>	—
TSEC1_TX_CLK	T6	I	LV <sub>DD</sub>	—
TSEC1_TX_EN	U9	O	LV <sub>DD</sub>	30
TSEC1_TX_ER	T7	O	LV <sub>DD</sub>	—
GPIN[0:7]	P2, R2, N1, N2, P3, M2, M1, N3	I	LV <sub>DD</sub>	103




Figure 61. Driver Impedance Measurement

This table summarizes the signal impedance targets. The driver impedances are targeted at minimum  $V_{DD}$ , nominal  $OV_{DD}$ , 105°C.

Table 86. Impedance Characteristics

Impedance	Local Bus, Ethernet, DUART, Control, Configuration, Power Management	PCI	DDR DRAM	Symbol	Unit
$R_N$	43 Target	25 Target	20 Target	$Z_0$	W
$R_P$	43 Target	25 Target	20 Target	$Z_0$	W

**Note:** Nominal supply voltages. See Table 1,  $T_j = 105^\circ\text{C}$ .

## 22.8 Configuration Pin Muxing

The device provides the user with power-on configuration options which can be set through the use of external pull-up or pull-down resistors of 4.7 k $\Omega$  on certain output pins (see customer visible configuration pins). These pins are generally used as output only pins in normal operation.

While  $\overline{\text{HRESET}}$  is asserted however, these pins are treated as inputs. The value presented on these pins while  $\overline{\text{HRESET}}$  is asserted, is latched when  $\overline{\text{HRESET}}$  deasserts, at which time the input receiver is disabled and the I/O circuit takes on its normal function. Most of these sampled configuration pins are equipped with an on-chip gated resistor of approximately 20 k $\Omega$ . This value must permit the 4.7-k $\Omega$  resistor to pull the configuration pin to a valid logic low level. The pull-up resistor is enabled only during  $\overline{\text{HRESET}}$  (and for platform/system clocks after  $\overline{\text{HRESET}}$  deassertion to ensure capture of the reset value). When the input receiver is disabled the pull-up is also, thus allowing functional operation of the pin as an output with minimal signal quality or delay disruption. The default value for all configuration bits treated this way has been encoded such that a high voltage level puts the device into the default state and external resistors are needed only when non-default settings are required by the user.

Careful board layout with stubless connections to these pull-down resistors coupled with the large value of the pull-down resistor minimizes the disruption of signal quality or speed for output pins thus configured.

- $\overline{\text{SD\_REF\_CLK}}$

### NOTE

It is recommended to power down the unused lane through SRDSCR1[0:7] register (offset = 0xE\_0F08) (this prevents the oscillations and holds the receiver output in a fixed state) that maps to SERDES lane 0 to lane 7 accordingly.

Pins V28 and M26 must be tied to  $\text{XV}_{\text{DD}}$ . Pins V27 and M25 must be tied to GND through a 300- $\Omega$  resistor.

## 22.11 Guideline for PCI Interface Termination

PCI termination if PCI 1 or PCI 2 is not used at all.

### Option 1

If PCI arbiter is enabled during POR:

- All AD pins are driven to the stable states after POR. Therefore, all ADs pins can be floating.
- All PCI control pins can be grouped together and tied to  $\text{OV}_{\text{DD}}$  through a single 10-k $\Omega$  resistor.
- It is optional to disable PCI block through DEVDISR register after POR reset.

### Option 2

If PCI arbiter is disabled during POR:

- All AD pins are in the input state. Therefore, all ADs pins need to be grouped together and tied to  $\text{OV}_{\text{DD}}$  through a single (or multiple) 10-k $\Omega$  resistor(s).
- All PCI control pins can be grouped together and tied to  $\text{OV}_{\text{DD}}$  through a single 10-k $\Omega$  resistor.
- It is optional to disable PCI block through DEVDISR register after POR reset.

## 22.12 Guideline for LBIU Termination

If the LBIU parity pins are not used, the following is the termination recommendation:

- For LDP[0:3]—tie them to ground or the power supply rail via a 4.7-k $\Omega$  resistor.
- For LPBSE—tie it to the power supply rail via a 4.7-k $\Omega$  resistor (pull-up resistor).

Table 87. Part Numbering Nomenclature (continued)

MPC	nnnnn	t	pp	ff	c	r
Product Code	Part Identifier	Temperature	Package <sup>1, 2, 3</sup>	Processor Frequency <sup>4</sup>	Core Frequency	Silicon Version
MPC	8545E	Blank = 0 to 105°C C = −40° to 105°C	HX = CBGA VU = Pb-free CBGA PX = PBGA VT = Pb-free PBGA	AT = 1200 AQ = 1000 AN = 800	G = 400	Blank = Ver. 2.0 (SVR = 0x80390220) A = Ver. 2.1.1 B = Ver. 2.1.2 D = Ver. 3.1.x (SVR = 0x80390231)
	8545					Blank = Ver. 2.0 (SVR = 0x80310220) A = Ver. 2.1.1 B = Ver. 2.1.2 D = Ver. 3.1.x (SVR = 0x80310231)
	8543E			AQ = 1000 AN = 800		Blank = Ver. 2.0 (SVR = 0x803A0020) A = Ver. 2.1.1 B = Ver. 2.1.2 D = Ver. 3.1.x (SVR = 0x803A0031)
	8543			Blank = Ver. 2.0 (SVR = 0x80320020) A = Ver. 2.1.1 B = Ver. 2.1.2 D = Ver. 3.1.x (SVR = 0x80320031)		

**Notes:**

1. See [Section 19, "Package Description,"](#) for more information on available package types.
2. The HiCTE FC-CBGA package is available on only Version 2.0 of the device.
3. The FC-PBGA package is available on only Version 2.1.1, 2.1.2, and 2.1.3 of the device.
4. Processor core frequencies supported by parts addressed by this specification only. Not all parts described in this specification support all core frequencies. Additionally, parts addressed by part number specifications may support other maximum core frequencies.
5. This speed available only for silicon Version 2.1.1, 2.1.2, and 2.1.3.