

Welcome to E-XFL.COM

Understanding [Embedded - Microprocessors](#)

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

Applications of [Embedded - Microprocessors](#)

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

Details

| | |
|---------------------------------|---|
| Product Status | Obsolete |
| Core Processor | PowerPC e500 |
| Number of Cores/Bus Width | 1 Core, 32-Bit |
| Speed | 1.0GHz |
| Co-Processors/DSP | Signal Processing; SPE, Security; SEC |
| RAM Controllers | DDR, DDR2, SDRAM |
| Graphics Acceleration | No |
| Display & Interface Controllers | - |
| Ethernet | 10/100/1000Mbps (4) |
| SATA | - |
| USB | - |
| Voltage - I/O | 1.8V, 2.5V, 3.3V |
| Operating Temperature | -40°C ~ 105°C (TA) |
| Security Features | Cryptography, Random Number Generator |
| Package / Case | 783-BBGA, FCBGA |
| Supplier Device Package | 783-FCBGA (29x29) |
| Purchase URL | https://www.e-xfl.com/pro/item?MUrl=&PartUrl=mpc8548ecvtaqgb |

- Up to 32 simultaneous open pages for DDR2
- Contiguous or discontiguous memory mapping
- Read-modify-write support for RapidIO atomic increment, decrement, set, and clear transactions
- Sleep mode support for self-refresh SDRAM
- On-die termination support when using DDR2
- Supports auto refreshing
- On-the-fly power management using CKE signal
- Registered DIMM support
- Fast memory access via JTAG port
- 2.5-V SSTL_2 compatible I/O (1.8-V SSTL_1.8 for DDR2)
- Support for battery-backed main memory
- Programmable interrupt controller (PIC)
 - Programming model is compliant with the OpenPIC architecture.
 - Supports 16 programmable interrupt and processor task priority levels
 - Supports 12 discrete external interrupts
 - Supports 4 message interrupts with 32-bit messages
 - Supports connection of an external interrupt controller such as the 8259 programmable interrupt controller
 - Four global high-resolution timers/counters that can generate interrupts
 - Supports a variety of other internal interrupt sources
 - Supports fully nested interrupt delivery
 - Interrupts can be routed to external pin for external processing.
 - Interrupts can be routed to the e500 core's standard or critical interrupt inputs.
 - Interrupt summary registers allow fast identification of interrupt source.
- Integrated security engine (SEC) optimized to process all the algorithms associated with IPSec, IKE, WTLS/WAP, SSL/TLS, and 3GPP
 - Four crypto-channels, each supporting multi-command descriptor chains
 - Dynamic assignment of crypto-execution units via an integrated controller
 - Buffer size of 256 bytes for each execution unit, with flow control for large data sizes
 - PKEU—public key execution unit
 - RSA and Diffie-Hellman; programmable field size up to 2048 bits
 - Elliptic curve cryptography with F_2^m and $F(p)$ modes and programmable field size up to 511 bits
 - DEU—Data Encryption Standard execution unit
 - DES, 3DES
 - Two key (K1, K2) or three key (K1, K2, K3)
 - ECB and CBC modes for both DES and 3DES

- VRRP and HSRP support for seamless router fail-over
- Up to 16 exact-match MAC addresses supported
- Broadcast address (accept/reject)
- Hash table match on up to 512 multicast addresses
- Promiscuous mode
- Buffer descriptors backward compatible with MPC8260 and MPC860T 10/100 Ethernet programming models
- RMON statistics support
- 10-Kbyte internal transmit and 2-Kbyte receive FIFOs
- MII management interface for control and status
- Ability to force allocation of header information and buffer descriptors into L2 cache
- OCeaN switch fabric
 - Full crossbar packet switch
 - Reorders packets from a source based on priorities
 - Reorders packets to bypass blocked packets
 - Implements starvation avoidance algorithms
 - Supports packets with payloads of up to 256 bytes
- Integrated DMA controller
 - Four-channel controller
 - All channels accessible by both the local and remote masters
 - Extended DMA functions (advanced chaining and striding capability)
 - Support for scatter and gather transfers
 - Misaligned transfer capability
 - Interrupt on completed segment, link, list, and error
 - Supports transfers to or from any local memory or I/O port
 - Selectable hardware-enforced coherency (snoop/no snoop)
 - Ability to start and flow control each DMA channel from external 3-pin interface
 - Ability to launch DMA from single write transaction
- Two PCI/PCI-X controllers
 - PCI 2.2 and PCI-X 1.0 compatible
 - One 32-/64-bit PCI/PCI-X port with support for speeds of up to 133 MHz (maximum PCI-X frequency in synchronous mode is 110 MHz)
 - One 32-bit PCI port with support for speeds from 16 to 66 MHz (available when the other port is in 32-bit mode)
 - Host and agent mode support
 - 64-bit dual address cycle (DAC) support
 - PCI-X supports multiple split transactions
 - Supports PCI-to-memory and memory-to-PCI streaming

2 Electrical Characteristics

This section provides the AC and DC electrical specifications and thermal characteristics for the device. This device is currently targeted to these specifications. Some of these specifications are independent of the I/O cell, but are included for a more complete reference. These are not purely I/O buffer design specifications.

2.1 Overall DC Electrical Characteristics

This section covers the ratings, conditions, and other characteristics.

2.1.1 Absolute Maximum Ratings

The following table provides the absolute maximum ratings.

Table 1. Absolute Maximum Ratings ¹

| Characteristic | | Symbol | Max Value | Unit | Notes |
|--|---|--------------------------------------|--|------|-------|
| Core supply voltage | | V_{DD} | -0.3 to 1.21 | V | — |
| PLL supply voltage | | AV_{DD} | -0.3 to 1.21 | V | — |
| Core power supply for SerDes transceivers | | SV_{DD} | -0.3 to 1.21 | V | — |
| Pad power supply for SerDes transceivers | | XV_{DD} | -0.3 to 1.21 | V | — |
| DDR and DDR2 DRAM I/O voltage | | GV_{DD} | -0.3 to 2.75 -0.3 to 1.98 | V | 2 |
| Three-speed Ethernet I/O voltage | | LV_{DD} (for eTSEC1 and eTSEC2) | -0.3 to 3.63 -0.3 to 2.75 | V | 3 |
| | | TV_{DD} (for eTSEC3 and eTSEC4) | -0.3 to 3.63 -0.3 to 2.75 | | |
| PCI/PCI-X, DUART, system control and power management, I ² C, Ethernet MII management, and JTAG I/O voltage | | OV_{DD} | -0.3 to 3.63 | V | — |
| Local bus I/O voltage | | BV_{DD} | -0.3 to 3.63 -0.3 to 2.75 | V | — |
| Input voltage | DDR/DDR2 DRAM signals | MV_{IN} | -0.3 to ($GV_{DD} + 0.3$) | V | 4 |
| | DDR/DDR2 DRAM reference | MV_{REF} | -0.3 to ($GV_{DD}/2 + 0.3$) | V | — |
| | Three-speed Ethernet I/O signals | LV_{IN} TV_{IN} | -0.3 to ($LV_{DD} + 0.3$) -0.3 to ($TV_{DD} + 0.3$) | V | 4 |
| | Local bus signals | BV_{IN} | -0.3 to ($BV_{DD} + 0.3$) | — | — |
| | DUART, SYSCLK, system control and power management, I ² C, Ethernet MII management, and JTAG signals | OV_{IN} | -0.3 to ($OV_{DD} + 0.3$) | V | 4 |
| | PCI/PCI-X | OV_{IN} | -0.3 to ($OV_{DD} + 0.3$) | V | 4 |

Figure 14 shows the TBI transmit AC timing diagram.




Figure 14. TBI Transmit AC Timing Diagram

8.2.4.2 TBI Receive AC Timing Specifications

This table provides the TBI receive AC timing specifications.

Table 31. TBI Receive AC Timing Specifications

| Parameter/Condition | Symbol ¹ | Min | Typ | Max | Unit |
|--|--------------------------------------|-----|------|-----|------|
| TSEC _n _RX_CLK[0:1] clock period | t _{TRX} | — | 16.0 | — | ns |
| TSEC _n _RX_CLK[0:1] skew | t _{SKTRX} | 7.5 | — | 8.5 | ns |
| TSEC _n _RX_CLK[0:1] duty cycle | t _{TRXH} /t _{TRXF} | 40 | — | 60 | % |
| RCG[9:0] setup time to rising TSEC _n _RX_CLK | t _{TRDVKH} | 2.5 | — | — | ns |
| RCG[9:0] hold time to rising TSEC _n _RX_CLK | t _{TRDXKH} | 1.5 | — | — | ns |
| TSEC _n _RX_CLK[0:1] clock rise time (20%–80%) | t _{TRXR} ² | 0.7 | — | 2.4 | ns |
| TSEC _n _RX_CLK[0:1] clock fall time (80%–20%) | t _{TRXF} ² | 0.7 | — | 2.4 | ns |

Notes:

- The symbols used for timing specifications follow the pattern of t_{(first two letters of functional block)(signal)(state)(reference)(state)} for inputs and t_{(first two letters of functional block)(reference)(state)(signal)(state)} for outputs. For example, t_{TRDVKH} symbolizes TBI receive timing (TR) with respect to the time data input signals (D) reach the valid state (V) relative to the t_{TRX} clock reference (K) going to the high (H) state or setup time. Also, t_{TRDXKH} symbolizes TBI receive timing (TR) with respect to the time data input signals (D) went invalid (X) relative to the t_{TRX} clock reference (K) going to the high (H) state. Note that, in general, the clock reference symbol representation is based on three letters representing the clock of a particular functional. For example, the subscript of t_{TRX} represents the TBI (T) receive (RX) clock. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall). For symbols representing skews, the subscript is skew (SK) followed by the clock that is being skewed (TRX).
- Guaranteed by design.

Figure 19 provides the AC test load for eTSEC.




Figure 19. eTSEC AC Test Load

Figure 20 shows the RMI receive AC timing diagram.




Figure 20. RMI Receive AC Timing Diagram

Table 37. MII Management AC Timing Specifications (continued)

At recommended operating conditions with OV_{DD} is $3.3\text{ V} \pm 5\%$.

| Parameter | Symbol ¹ | Min | Typ | Max | Unit | Notes |
|---------------|---------------------|-----|-----|-----|------|-------|
| MDC fall time | t_{MDHF} | — | | 10 | ns | 4 |

Notes:

- The symbols used for timing specifications follow the pattern of $t_{(\text{first two letters of functional block})(\text{signal})(\text{state})(\text{reference})(\text{state})}$ for inputs and $t_{(\text{first two letters of functional block})(\text{reference})(\text{state})(\text{signal})(\text{state})}$ for outputs. For example, t_{MDKHDX} symbolizes management data timing (MD) for the time t_{MDC} from clock reference (K) high (H) until data outputs (D) are invalid (X) or data hold time. Also, t_{MDDVKH} symbolizes management data timing (MD) with respect to the time data input signals (D) reach the valid state (V) relative to the t_{MDC} clock reference (K) going to the high (H) state or setup time. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).
- This parameter is dependent on the eTSEC system clock speed, which is half of the Platform Frequency (f_{CCB}). The actual ECn_MDC output clock frequency for a specific eTSEC port can be programmed by configuring the MgmtClk bit field of device's MIIMCFG register, based on the platform (CCB) clock running for the device. The formula is: Platform Frequency (CCB) \div (2 \times Frequency Divider determined by MIIMCFG[MgmtClk] encoding selection). For example, if MIIMCFG[MgmtClk] = 000 and the platform (CCB) is currently running at 533 MHz, $f_{MDC} = 533 \div (2 \times 4 \times 8) = 533 \div 64 = 8.3\text{ MHz}$. That is, for a system running at a particular platform frequency (f_{CCB}), the ECn_MDC output clock frequency can be programmed between maximum $f_{MDC} = f_{CCB} \div 64$ and minimum $f_{MDC} = f_{CCB} \div 448$. See 14.5.3.6.6, "MII Management Configuration Register (MIIMCFG)," in the MPC8548E PowerQUICC™ III Integrated Processor Family Reference Manual for more detail.
- The maximum ECn_MDC output clock frequency is defined based on the maximum platform frequency for device (533 MHz) divided by 64, while the minimum ECn_MDC output clock frequency is defined based on the minimum platform frequency for device (333 MHz) divided by 448, following the formula described in Note 2 above.
- Guaranteed by design.
- t_{CCB} is the platform (CCB) clock period.

Figure 21 shows the MII management AC timing diagram.




Figure 21. MII Management Interface Timing Diagram

13 I²C

This section describes the DC and AC electrical characteristics for the I²C interfaces of the device.

13.1 I²C DC Electrical Characteristics

This table provides the DC electrical characteristics for the I²C interfaces.

Table 45. I²C DC Electrical Characteristics

| Parameter | Symbol | Min | Max | Unit | Notes |
|---|---------------------|------------------------|------------------------|------|-------|
| Input high voltage level | V _{IH} | 0.7 × OV _{DD} | OV _{DD} + 0.3 | V | — |
| Input low voltage level | V _{IL} | −0.3 | 0.3 × OV _{DD} | V | — |
| Low level output voltage | V _{OL} | 0 | 0.2 × OV _{DD} | V | 1 |
| Pulse width of spikes which must be suppressed by the input filter | t _{I2KHKL} | 0 | 50 | ns | 2 |
| Input current each I/O pin (input voltage is between 0.1 × OV _{DD} and 0.9 × OV _{DD} (max)) | I _I | −10 | 10 | μA | 3 |
| Capacitance for each I/O pin | C _I | — | 10 | pF | — |

Notes:

- Output voltage (open drain or open collector) condition = 3 mA sink current.
- See the *MPC8548E PowerQUICC™ III Integrated Processor Family Reference Manual*, for information on the digital filter used.
- I/O pins obstruct the SDA and SCL lines if OV_{DD} is switched off.

13.2 I²C AC Electrical Specifications

This table provides the AC timing parameters for the I²C interfaces.

Table 46. I²C AC Electrical Specifications

| Parameter | Symbol ¹ | Min | Max | Unit | Notes |
|--|---------------------|-----|-----|------|-------|
| SCL clock frequency | f _{I2C} | 0 | 400 | kHz | — |
| Low period of the SCL clock | t _{I2CL} | 1.3 | — | μs | 4 |
| High period of the SCL clock | t _{I2CH} | 0.6 | — | μs | 4 |
| Setup time for a repeated START condition | t _{I2SVKH} | 0.6 | — | μs | 4 |
| Hold time (repeated) START condition (after this period, the first clock pulse is generated) | t _{I2SXKL} | 0.6 | — | μs | 4 |
| Data setup time | t _{I2DVKH} | 100 | — | ns | 4 |
| Data input hold time: | t _{I2DXKL} | — | — | μs | 2 |
| CBUS compatible masters | | — | — | | |
| I ² C bus devices | | 0 | — | | |
| Data output delay time: | t _{I2OVKL} | — | 0.9 | — | 3 |
| Set-up time for STOP condition | t _{I2PVKH} | 0.6 | — | μs | — |
| Bus free time between a STOP and START condition | t _{I2KHDX} | 1.3 | — | μs | — |

Table 53. PCI-X AC Timing Specifications at 66 MHz (continued)

| Parameter | Symbol | Min | Max | Unit | Notes |
|--|--------------------|-----|-----|------|-------|
| $\overline{\text{HRESET}}$ to PCI-X initialization pattern hold time | t_{PCRHX} | 0 | 50 | ns | 6, 11 |

Notes:

1. See the timing measurement conditions in the *PCI-X 1.0a Specification*.
2. Minimum times are measured at the package pin (not the test point). Maximum times are measured with the test point and load circuit.
3. Setup time for point-to-point signals applies to $\overline{\text{REQ}}$ and $\overline{\text{GNT}}$ only. All other signals are bused.
4. For purposes of active/float timing measurements, the Hi-Z or off state is defined to be when the total current delivered through the component pin is less than or equal to the leakage current specification.
5. Setup time applies only when the device is not driving the pin. Devices cannot drive and receive signals at the same time.
6. Maximum value is also limited by delay to the first transaction (time for $\overline{\text{HRESET}}$ high to first configuration access, t_{PCRHFV}). The PCI-X initialization pattern control signals after the rising edge of $\overline{\text{HRESET}}$ must be negated no later than two clocks before the first $\overline{\text{FRAME}}$ and must be floated no later than one clock before $\overline{\text{FRAME}}$ is asserted.
7. A PCI-X device is permitted to have the minimum values shown for t_{PCKHOV} and t_{CYC} only in PCI-X mode. In conventional mode, the device must meet the requirements specified in PCI 2.2 for the appropriate clock frequency.
8. Device must meet this specification independent of how many outputs switch simultaneously.
9. The timing parameter t_{PCRHFV} is a minimum of 10 clocks rather than the minimum of 5 clocks in the *PCI-X 1.0a Specification*.
10. Guaranteed by characterization.
11. Guaranteed by design.

This table provides the PCI-X AC timing specifications at 133 MHz. Note that the maximum PCI-X frequency in synchronous mode is 110 MHz.

Table 54. PCI-X AC Timing Specifications at 133 MHz

| Parameter | Symbol | Min | Max | Unit | Notes |
|--|---------------------|-----|-----|--------|---------------|
| SYSCLK to signal valid delay | t_{PCKHOV} | — | 3.8 | ns | 1, 2, 3, 7, 8 |
| Output hold from SYSCLK | t_{PCKHOX} | 0.7 | — | ns | 1, 11 |
| SYSCLK to output high impedance | t_{PCKHOZ} | — | 7 | ns | 1, 4, 8, 12 |
| Input setup time to SYSCLK | t_{PCIVKH} | 1.2 | — | ns | 3, 5, 9, 11 |
| Input hold time from SYSCLK | t_{PCIXKH} | 0.5 | — | ns | 11 |
| $\overline{\text{REQ64}}$ to $\overline{\text{HRESET}}$ setup time | t_{PCRVRH} | 10 | — | clocks | 12 |
| $\overline{\text{HRESET}}$ to $\overline{\text{REQ64}}$ hold time | t_{PCRHRX} | 0 | 50 | ns | 12 |
| $\overline{\text{HRESET}}$ high to first $\overline{\text{FRAME}}$ assertion | t_{PCRHFV} | 10 | — | clocks | 10, 12 |
| PCI-X initialization pattern to $\overline{\text{HRESET}}$ setup time | t_{PCIVRH} | 10 | — | clocks | 12 |

16 High-Speed Serial Interfaces (HSSI)

The device features one Serializer/Deserializer (SerDes) interface to be used for high-speed serial interconnect applications. The SerDes interface can be used for PCI Express and/or serial RapidIO data transfers.

This section describes the common portion of SerDes DC electrical specifications, which is the DC requirement for SerDes reference clocks. The SerDes data lane's transmitter and receiver reference circuits are also shown.

16.1 Signal Terms Definition

The SerDes utilizes differential signaling to transfer data across the serial link. This section defines terms used in the description and specification of differential signals.

Figure 38 shows how the signals are defined. For illustration purpose, only one SerDes lane is used for the description. The figure shows a waveform for either a transmitter output (SD_TX and $\overline{SD_TX}$) or a receiver input (SD_RX and $\overline{SD_RX}$). Each signal swings between A volts and B volts where $A > B$.

Using this waveform, the definitions are as follows. To simplify the illustration, the following definitions assume that the SerDes transmitter and receiver operate in a fully symmetrical differential signaling environment.

- **Single-ended swing**
The transmitter output signals and the receiver input signals SD_TX , $\overline{SD_TX}$, SD_RX and $\overline{SD_RX}$ each have a peak-to-peak swing of $A - B$ volts. This is also referred as each signal wire's single-ended swing.
- **Differential output voltage, V_{OD} (or differential output swing):**
The differential output voltage (or swing) of the transmitter, V_{OD} , is defined as the difference of the two complimentary output voltages: $V_{SD_TX} - V_{\overline{SD_TX}}$. The V_{OD} value can be either positive or negative.
- **Differential input voltage, V_{ID} (or differential input swing):**
The differential input voltage (or swing) of the receiver, V_{ID} , is defined as the difference of the two complimentary input voltages: $V_{SD_RX} - V_{\overline{SD_RX}}$. The V_{ID} value can be either positive or negative.
- **Differential peak voltage, V_{DIFFp}**
The peak value of the differential transmitter output signal or the differential receiver input signal is defined as differential peak voltage, $V_{DIFFp} = |A - B|$ volts.
- **Differential peak-to-peak, $V_{DIFFp-p}$**
Because the differential output signal of the transmitter and the differential input signal of the receiver each range from $A - B$ to $-(A - B)$ volts, the peak-to-peak value of the differential transmitter output signal or the differential receiver input signal is defined as differential peak-to-peak voltage, $V_{DIFFp-p} = 2 \times V_{DIFFp} = 2 \times |A - B|$ volts, which is twice of differential swing in amplitude, or twice of the differential peak. For example, the output differential peak-to-peak voltage can also be calculated as $V_{TX-DIFFp-p} = 2 \times |V_{OD}|$.
- **Common mode voltage, V_{cm}**
The common mode voltage is equal to one half of the sum of the voltages between each conductor

to AC-coupling. Its value could be ranged from 140 to 240 Ω depending on the clock driver vendor's requirement. R2 is used together with the SerDes reference clock receiver's 50- Ω termination resistor to attenuate the LVPECL output's differential peak level such that it meets the SerDes reference clock's differential input amplitude requirement (between 200 and 800 mV differential peak). For example, if the LVPECL output's differential peak is 900 mV and the desired SerDes reference clock input amplitude is selected as 600 mV, the attenuation factor is 0.67, which requires $R2 = 25 \Omega$. Consult a clock driver chip manufacturer to verify whether this connection scheme is compatible with a particular clock driver chip.




Figure 45. AC-Coupled Differential Connection with LVPECL Clock Driver (Reference Only)

Figure 46 shows the SerDes reference clock connection reference circuits for a single-ended clock driver. It assumes the DC levels of the clock driver are compatible with the SerDes reference clock input's DC requirement.




Figure 46. Single-Ended Connection (Reference Only)

Table 56. Differential Transmitter (TX) Output Specifications

| Symbol | Parameter | Min | Nom | Max | Unit | Comments |
|-----------------------------------|---|--------|------|--------|------|---|
| UI | Unit interval | 399.88 | 400 | 400.12 | ps | Each UI is 400 ps \pm 300 ppm. UI does not account for spread spectrum clock dictated variations. See Note 1. |
| $V_{TX-DIFFp-p}$ | Differential peak-to-peak output voltage | 0.8 | — | 1.2 | V | $V_{TX-DIFFp-p} = 2 \times V_{TX-D+} - V_{TX-D-} $. See Note 2. |
| $V_{TX-DE-RATIO}$ | De-emphasized differential output voltage (ratio) | -3.0 | -3.5 | -4.0 | dB | Ratio of the $V_{TX-DIFFp-p}$ of the second and following bits after a transition divided by the $V_{TX-DIFFp-p}$ of the first bit after a transition. See Note 2. |
| T_{TX-EYE} | Minimum TX eye width | 0.70 | — | — | UI | The maximum transmitter jitter can be derived as $T_{TX-MAX-JITTER} = 1 - T_{TX-EYE} = 0.3$ UI. See Notes 2 and 3. |
| $T_{TX-EYE-MEDIAN-to-MAX-JITTER}$ | Maximum time between the jitter median and maximum deviation from the median. | — | — | 0.15 | UI | Jitter is defined as the measurement variation of the crossing points ($V_{TX-DIFFp-p} = 0$ V) in relation to a recovered TX UI. A recovered TX UI is calculated over 3500 consecutive unit intervals of sample data. Jitter is measured using all edges of the 250 consecutive UI in the center of the 3500 UI used for calculating the TX UI. See Notes 2 and 3. |
| $T_{TX-RISE}, T_{TX-FALL}$ | D+/D- TX output rise/fall time | 0.125 | — | — | UI | See Notes 2 and 5. |
| $V_{TX-CM-ACp}$ | RMS AC peak common mode output voltage | — | — | 20 | mV | $V_{TX-CM-ACp} = \text{RMS}(V_{TXD+} + V_{TXD-} /2 - V_{TX-CM-DC})$ $V_{TX-CM-DC} = \text{DC}_{(avg)}$ of $ V_{TX-D+} + V_{TX-D-} /2$. See Note 2. |
| $V_{TX-CM-DC-ACTIVE-IDLE-DELTA}$ | Absolute delta of dc common mode voltage during L0 and electrical idle | 0 | — | 100 | mV | $ V_{TX-CM-DC}(\text{during L0}) + V_{TX-CM-Idle-DC}(\text{during electrical idle}) \leq 100$ mV $V_{TX-CM-DC} = \text{DC}_{(avg)}$ of $ V_{TX-D+} + V_{TX-D-} /2$ [L0] $V_{TX-CM-Idle-DC} = \text{DC}_{(avg)}$ of $ V_{TX-D+} + V_{TX-D-} /2$ [electrical idle] See Note 2. |
| $V_{TX-CM-DC-LINE-DELTA}$ | Absolute delta of DC common mode between D+ and D- | 0 | — | 25 | mV | $ V_{TX-CM-DC-D+} - V_{TX-CM-DC-D-} \leq 25$ mV $V_{TX-CM-DC-D+} = \text{DC}_{(avg)}$ of $ V_{TX-D+} $ $V_{TX-CM-DC-D-} = \text{DC}_{(avg)}$ of $ V_{TX-D-} $. See Note 2. |
| $V_{TX-IDLE-DIFFp}$ | Electrical idle differential peak output voltage | 0 | — | 20 | mV | $V_{TX-IDLE-DIFFp} = V_{TX-IDLE-D+} - V_{TX-IDLE-D-} \leq 20$ mV. See Note 2. |
| $V_{TX-RCV-DETECT}$ | The amount of voltage change allowed during receiver detection | — | — | 600 | mV | The total amount of voltage change that a transmitter can apply to sense whether a low impedance receiver is present. See Note 6. |

Table 57. Differential Receiver (RX) Input Specifications (continued)

| Symbol | Parameter | Min | Nom | Max | Unit | Comments |
|----------------------------------|--|-------|-----|-----|----------|--|
| $V_{RX-CM-ACp}$ | AC peak common mode input voltage | — | — | 150 | mV | $V_{RX-CM-ACp} = V_{RXD+} - V_{RXD-} /2 + V_{RX-CM-DC}$ $V_{RX-CM-DC} = DC_{(avg)} \text{ of } V_{RX-D+} + V_{RX-D-} \div 2$. See Note 2. |
| $RL_{RX-DIFF}$ | Differential return loss | 15 | — | — | dB | Measured over 50 MHz to 1.25 GHz with the D+ and D– lines biased at +300 mV and –300 mV, respectively. See Note 4. |
| RL_{RX-CM} | Common mode return loss | 6 | — | — | dB | Measured over 50 MHz to 1.25 GHz with the D+ and D– lines biased at 0 V. See Note 4. |
| $Z_{RX-DIFF-DC}$ | DC differential input impedance | 80 | 100 | 120 | Ω | RX DC differential mode impedance. See Note 5. |
| Z_{RX-DC} | DC input impedance | 40 | 50 | 60 | Ω | Required RX D+ as well as D– DC impedance ($50 \pm 20\%$ tolerance). See Notes 2 and 5. |
| $Z_{RX-HIGH-IMP-DC}$ | Powered down DC input impedance | 200 k | — | — | Ω | Required RX D+ as well as D– DC impedance when the receiver terminations do not have power. See Note 6. |
| $V_{RX-IDLE-DET-DIFFp-p}$ | Electrical idle detect threshold | 65 | — | 175 | mV | $V_{RX-IDLE-DET-DIFFp-p} = 2 \times V_{RX-D+} - V_{RX-D-} $. Measured at the package pins of the receiver |
| $T_{RX-IDLE-DET-DIFF-ENTERTIME}$ | Unexpected electrical idle enter detect threshold integration time | — | — | 10 | ms | An unexpected electrical idle ($V_{RX-DIFFp-p} < V_{RX-IDLE-DET-DIFFp-p}$) must be recognized no longer than $T_{RX-IDLE-DET-DIFF-ENTERING}$ to signal an unexpected idle condition. |

The eye diagram must be valid for any 250 consecutive UIs.

A recovered TX UI is calculated over 3500 consecutive unit intervals of sample data. The eye diagram is created using all edges of the 250 consecutive UI in the center of the 3500 UI used for calculating the TX UI.

NOTE

The reference impedance for return loss measurements is 50. to ground for both the D+ and D- line (that is, as measured by a vector network analyzer with 50-Ω probes—see Figure 50). Note that the series capacitors, CTX, are optional for the return loss measurement.




Figure 49. Minimum Receiver Eye Timing and Voltage Compliance Specification

17.5.1 Compliance Test and Measurement Load

The AC timing and voltage parameters must be verified at the measurement point, as specified within 0.2 inches of the package pins, into a test/measurement load shown in Figure 50.

NOTE

The allowance of the measurement point to be within 0.2 inches of the package pins is meant to acknowledge that package/board routing may benefit from D+ and D- not being exactly matched in length at the package pin boundary.




Figure 50. Compliance Test/Measurement Load

18.8 Receiver Eye Diagrams

For each baud rate at which an LP-serial receiver is specified to operate, the receiver shall meet the corresponding bit error rate specification (Table 66, Table 67, and Table 68) when the eye pattern of the receiver test signal (exclusive of sinusoidal jitter) falls entirely within the unshaded portion of the receiver input compliance mask shown in Figure 54 with the parameters specified in Table 69. The eye pattern of the receiver test signal is measured at the input pins of the receiving device with the device replaced with a $100\text{-}\Omega \pm 5\%$ differential resistive load.




Figure 54. Receiver Input Compliance Mask

Table 69. Receiver Input Compliance Mask Parameters Exclusive of Sinusoidal Jitter

| Receiver Type | $V_{DIFFmin}$ (mV) | $V_{DIFFmax}$ (mV) | A (UI) | B (UI) |
|---------------|--------------------|--------------------|--------|--------|
| 1.25 GBaud | 100 | 800 | 0.275 | 0.400 |
| 2.5 GBaud | 100 | 800 | 0.275 | 0.400 |
| 3.125 GBaud | 100 | 800 | 0.275 | 0.400 |

18.9 Measurement and Test Requirements

Since the LP-serial electrical specification are guided by the XAUI electrical interface specified in Clause 47 of IEEE Std. 802.3ae-2002, the measurement and test requirements defined here are similarly guided by Clause 47. Additionally, the CJPAT test pattern defined in Annex 48A of IEEE Std.

Notes:

1. All dimensions are in millimeters.
2. Dimensioning and tolerancing per ASME Y14.5M-1994.
3. Maximum solder ball diameter measured parallel to datum A.
4. Datum A, the seating plane, is determined by the spherical crowns of the solder balls.
5. Parallelism measurement shall exclude any effect of mark on top surface of package.
6. All dimensions are symmetric across the package center lines unless dimensioned otherwise.

Table 71. MPC8548E Pinout Listing (continued)

| Signal | Package Pin Number | Pin Type | Power Supply | Notes |
|--|--|----------|-------------------------|-----------------------|
| $\overline{\text{PCI1_REQ}}[4:1]$ | AH2, AG4, AG3, AH4 | I | OV_{DD} | — — — — — |
| $\overline{\text{PCI1_REQ0}}$ | AH3 | I/O | OV_{DD} | — |
| PCI1_CLK | AH26 | I | OV_{DD} | 39 |
| $\overline{\text{PCI1_DEVSEL}}$ | AH11 | I/O | OV_{DD} | 2 |
| $\overline{\text{PCI1_FRAME}}$ | AE11 | I/O | OV_{DD} | 2 |
| PCI1_IDSEL | AG9 | I | OV_{DD} | — |
| $\overline{\text{PCI1_REQ64/PCI2_FRAME}}$ | AF14 | I/O | OV_{DD} | 2, 5, 10 |
| $\overline{\text{PCI1_ACK64/PCI2_DEVSEL}}$ | V15 | I/O | OV_{DD} | 2 |
| PCI2_CLK | AE28 | I | OV_{DD} | 39 |
| $\overline{\text{PCI2_IRDY}}$ | AD26 | I/O | OV_{DD} | 2 |
| $\overline{\text{PCI2_PERR}}$ | AD25 | I/O | OV_{DD} | 2 |
| $\overline{\text{PCI2_GNT}}[4:1]$ | AE26, AG24, AF25, AE25 | O | OV_{DD} | 5, 9, 35 |
| $\overline{\text{PCI2_GNT0}}$ | AG25 | I/O | OV_{DD} | — |
| $\overline{\text{PCI2_SERR}}$ | AD24 | I/O | OV_{DD} | 2, 4 |
| $\overline{\text{PCI2_STOP}}$ | AF24 | I/O | OV_{DD} | 2 |
| $\overline{\text{PCI2_TRDY}}$ | AD27 | I/O | OV_{DD} | 2 |
| $\overline{\text{PCI2_REQ}}[4:1]$ | AD28, AE27, W17, AF26 | I | OV_{DD} | — |
| $\overline{\text{PCI2_REQ0}}$ | AH25 | I/O | OV_{DD} | — |
| DDR SDRAM Memory Interface | | | | |
| MDQ[0:63] | L18, J18, K14, L13, L19, M18, L15, L14, A17, B17, A13, B12, C18, B18, B13, A12, H18, F18, J14, F15, K19, J19, H16, K15, D17, G16, K13, D14, D18, F17, F14, E14, A7, A6, D5, A4, C8, D7, B5, B4, A2, B1, D1, E4, A3, B2, D2, E3, F3, G4, J5, K5, F6, G5, J6, K4, J1, K2, M5, M3, J3, J2, L1, M6 | I/O | GV_{DD} | — |
| MECC[0:7] | H13, F13, F11, C11, J13, G13, D12, M12 | I/O | GV_{DD} | — |
| MDM[0:8] | M17, C16, K17, E16, B6, C4, H4, K1, E13 | O | GV_{DD} | — |
| MDQS[0:8] | M15, A16, G17, G14, A5, D3, H1, L2, C13 | I/O | GV_{DD} | — |
| $\overline{\text{MDQS}}[0:8]$ | L17, B16, J16, H14, C6, C2, H3, L4, D13 | I/O | GV_{DD} | — |
| MA[0:15] | A8, F9, D9, B9, A9, L10, M10, H10, K10, G10, B8, E10, B10, G6, A10, L11 | O | GV_{DD} | — |
| MBA[0:2] | F7, J7, M11 | O | GV_{DD} | — |

Table 74. MPC8543E Pinout Listing (continued)

| Signal | Package Pin Number | Pin Type | Power Supply | Notes |
|------------------|--|---|------------------|-------|
| TV _{DD} | W9, Y6 | Power for TSEC3 and TSEC4 (2.5 V, 3.3 V) | TV _{DD} | — |
| GV _{DD} | B3, B11, C7, C9, C14, C17, D4, D6, D10, D15, E2, E8, E11, E18, F5, F12, F16, G3, G7, G9, G11, H5, H12, H15, H17, J10, K3, K12, K16, K18, L6, M4, M8, M13 | Power for DDR1 and DDR2 DRAM I/O voltage (1.8 V, 2.5 V) | GV _{DD} | — |
| BV _{DD} | C21, C24, C27, E20, E25, G19, G23, H26, J20 | Power for local bus (1.8 V, 2.5 V, 3.3 V) | BV _{DD} | — |
| V _{DD} | M19, N12, N14, N16, N18, P11, P13, P15, P17, P19, R12, R14, R16, R18, T11, T13, T15, T17, T19, U12, U14, U16, U18, V17, V19 | Power for core (1.1 V) | V _{DD} | — |
| SV _{DD} | L25, L27, M24, N28, P24, P26, R24, R27, T25, V24, V26, W24, W27, Y25, AA28, AC27 | Core power for SerDes transceivers (1.1 V) | SV _{DD} | — |
| XV _{DD} | L20, L22, N23, P21, R22, T20, U23, V21, W22, Y20 | Pad power for SerDes transceivers (1.1 V) | XV _{DD} | — |
| AVDD_LBIU | J28 | Power for local bus PLL (1.1 V) | — | 26 |
| AVDD_PCI1 | AH21 | Power for PCI1 PLL (1.1 V) | — | 26 |
| AVDD_PCI2 | AH22 | Power for PCI2 PLL (1.1 V) | — | 26 |
| AVDD_CORE | AH15 | Power for e500 PLL (1.1 V) | — | 26 |
| AVDD_PLAT | AH19 | Power for CCB PLL (1.1 V) | — | 26 |
| AVDD_SRDS | U25 | Power for SRDSPLL (1.1 V) | — | 26 |
| SENSEVDD | M14 | O | V _{DD} | 13 |

22.10 Guidelines for High-Speed Interface Termination

This section provides the guidelines for high-speed interface termination when the SerDes interface is entirely unused and when it is partly unused.

22.10.1 SerDes Interface Entirely Unused

If the high-speed SerDes interface is not used at all, the unused pin must be terminated as described in this section.

The following pins must be left unconnected (float):

- SD_TX[7:0]
- $\overline{\text{SD_TX}}[7:0]$
- Reserved pins T22, T23, M20, M21

The following pins must be connected to GND:

- SD_RX[7:0]
- $\overline{\text{SD_RX}}[7:0]$
- SD_REF_CLK
- $\overline{\text{SD_REF_CLK}}$

NOTE

It is recommended to power down the unused lane through SRDSCR1[0:7] register (offset = 0xE_0F08) (This prevents the oscillations and holds the receiver output in a fixed state.) that maps to SERDES lane 0 to lane 7 accordingly.

Pins V28 and M26 must be tied to XV_{DD} . Pins V27 and M25 must be tied to GND through a 300- Ω resistor.

In Rev 2.0 silicon, POR configuration pin `cfg_srds_en` on TSEC4_TXD[2]/TSEC3_TXD[6] can be used to power down SerDes block.

22.10.2 SerDes Interface Partly Unused

If only part of the high-speed SerDes interface pins are used, the remaining high-speed serial I/O pins must be terminated as described in this section.

The following pins must be left unconnected (float) if not used:

- SD_TX[7:0]
- $\overline{\text{SD_TX}}[7:0]$
- Reserved pins: T22, T23, M20, M21

The following pins must be connected to GND if not used:

- SD_RX[7:0]
- $\overline{\text{SD_RX}}[7:0]$
- SD_REF_CLK

- $\overline{\text{SD_REF_CLK}}$

NOTE

It is recommended to power down the unused lane through SRDSCR1[0:7] register (offset = 0xE_0F08) (this prevents the oscillations and holds the receiver output in a fixed state) that maps to SERDES lane 0 to lane 7 accordingly.

Pins V28 and M26 must be tied to XV_{DD} . Pins V27 and M25 must be tied to GND through a 300- Ω resistor.

22.11 Guideline for PCI Interface Termination

PCI termination if PCI 1 or PCI 2 is not used at all.

Option 1

If PCI arbiter is enabled during POR:

- All AD pins are driven to the stable states after POR. Therefore, all ADs pins can be floating.
- All PCI control pins can be grouped together and tied to OV_{DD} through a single 10-k Ω resistor.
- It is optional to disable PCI block through DEVDISR register after POR reset.

Option 2

If PCI arbiter is disabled during POR:

- All AD pins are in the input state. Therefore, all ADs pins need to be grouped together and tied to OV_{DD} through a single (or multiple) 10-k Ω resistor(s).
- All PCI control pins can be grouped together and tied to OV_{DD} through a single 10-k Ω resistor.
- It is optional to disable PCI block through DEVDISR register after POR reset.

22.12 Guideline for LBIU Termination

If the LBIU parity pins are not used, the following is the termination recommendation:

- For LDP[0:3]—tie them to ground or the power supply rail via a 4.7-k Ω resistor.
- For LPBSE—tie it to the power supply rail via a 4.7-k Ω resistor (pull-up resistor).

Table 88. Document Revision History (continued)

| Rev. Number | Date | Substantive Change(s) |
|-------------|---------|--|
| 4 | 04/2009 | <ul style="list-style-type: none"> In Table 1, “Absolute Maximum Ratings ¹,” and in Table 2, “Recommended Operating Conditions,” moved text, “MII management voltage” from LV_{DD}/TV_{DD} to OV_{DD}, added “Ethernet management” to OV_{DD} row of input voltage section. In Table 5, “SYSCLK AC Timing Specifications,” added notes 7 and 8 to SYSCLK frequency and cycle time. In Table 36, “MII Management DC Electrical Characteristics,” changed all instances of LV_{DD}/OV_{DD} to OV_{DD}. Modified Section 16, “High-Speed Serial Interfaces (HSSI),” to reflect that there is only one SerDes. Modified DDR clk rate min from 133 to 166 MHz. Modified note in Table 75, “Processor Core Clocking Specifications (MPC8548E and MPC8547E), “. ” In Table 56, “Differential Transmitter (TX) Output Specifications,” modified equations in Comments column, and changed all instances of “LO” to “L0.” Also added note 8. In Table 57, “Differential Receiver (RX) Input Specifications,” modified equations in Comments column, and in note 3, changed “TRX-EYE-MEDIAN-to-MAX-JITTER,” to “TRX-EYE-MEDIAN-to-MAX-JITTER.” Modified Table 83, “Frequency Options of SYSCLK with Respect to Memory Bus Speeds.” Added a note on Section 4.1, “System Clock Timing,” to limit the SYSCLK to 100 MHz if the core frequency is less than 1200 MHz In Table 71, “MPC8548E Pinout Listing”Table 72, “MPC8547E Pinout Listing”Table 73, “MPC8545E Pinout Listing”Table 74, “MPC8543E Pinout Listing,” added note 5 to LA[28:31]. Added note to Table 83, “Frequency Options of SYSCLK with Respect to Memory Bus Speeds.” |
| 3 | 01/2009 | <ul style="list-style-type: none"> [Section 4.6, “Platform Frequency Requirements for PCI-Express and Serial RapidIO.” Changed minimum frequency equation to be 527 MHz for PCI x8. In Table 5, added note 7. Section 4.5, “Platform to FIFO Restrictions.” Changed platform clock frequency to 4.2. Section 8.1, “Enhanced Three-Speed Ethernet Controller (eTSEC) (10/100/1Gb Mbps)—GMII/MII/TBI/RGMII/RTBI/RMII Electrical Characteristics.” Added MII after GMII and add ‘or 2.5 V’ after 3.3 V. In Table 23, modified table title to include GMII, MII, RMII, and TBI. In Table 24 and Table 25, changed clock period minimum to 5.3. In Table 25, added a note. In Table 26, Table 27, Table 28, Table 29, and Table 30, removed subtitle from table title. In Table 30 and Figure 15, changed all instances of PMA to TSEC_n. In Section 8.2.5, “TBI Single-Clock Mode AC Specifications.” Replaced first paragraph. In Table 34, Table 35, Figure 18, and Figure 20, changed all instances of REF_CLK to TSEC_n_TX_CLK. In Table 36, changed all instances of OV_{DD} to LV_{DD}/TV_{DD}. In Table 37, “MII Management AC Timing Specifications,” changed MDC minimum clock pulse width high from 32 to 48 ns. Added new section, Section 16, “High-Speed Serial Interfaces (HSSI).” Section 16.1, “DC Requirements for PCI Express SD_REF_CLK and SD_REF_CLK.” Added new paragraph. Section 17.1, “DC Requirements for Serial RapidIO SD_REF_CLK and SD_REF_CLK.” Added new paragraph. Added information to Figure 63, both in figure and in note. Section 22.3, “Decoupling Recommendations.” Modified the recommendation. Table 87, “Part Numbering Nomenclature.” In Silicon Version column added Ver. 2.1.2. |