# E-XFL



#### Welcome to E-XFL.COM

#### Understanding Embedded - Microprocessors

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

#### Applications of **Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

#### Details

Product Status	Obsolete
Core Processor	PowerPC e500
Number of Cores/Bus Width	1 Core, 32-Bit
Speed	1.2GHz
Co-Processors/DSP	Signal Processing; SPE, Security; SEC
RAM Controllers	DDR, DDR2, SDRAM
Graphics Acceleration	No
Display & Interface Controllers	-
Ethernet	10/100/1000Mbps (4)
SATA	-
USB	-
Voltage - I/O	1.8V, 2.5V, 3.3V
Operating Temperature	0°C ~ 105°C (TA)
Security Features	Cryptography, Random Number Generator
Package / Case	783-BBGA, FCBGA
Supplier Device Package	783-FCBGA (29x29)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/mpc8548epxatgb

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# 2 Electrical Characteristics

This section provides the AC and DC electrical specifications and thermal characteristics for the device. This device is currently targeted to these specifications. Some of these specifications are independent of the I/O cell, but are included for a more complete reference. These are not purely I/O buffer design specifications.

# 2.1 **Overall DC Electrical Characteristics**

This section covers the ratings, conditions, and other characteristics.

# 2.1.1 Absolute Maximum Ratings

The following table provides the absolute maximum ratings.

Table 1. Absolute	Maximum	Ratings	1
-------------------	---------	---------	---

	Characteristic	Symbol	Max Value	Unit	Notes
Core supply vo	bltage	V <sub>DD</sub>	-0.3 to 1.21	V	—
PLL supply vol	tage	AV <sub>DD</sub>	-0.3 to 1.21	V	—
Core power su	pply for SerDes transceivers	SV <sub>DD</sub>	-0.3 to 1.21	V	—
Pad power sup	oply for SerDes transceivers	XV <sub>DD</sub>	-0.3 to 1.21	V	—
DDR and DDR	2 DRAM I/O voltage	GV <sub>DD</sub>	-0.3 to 2.75 -0.3 to 1.98	V	2
Three-speed E	thernet I/O voltage	LV <sub>DD</sub> (for eTSEC1 and eTSEC2)	-0.3 to 3.63 -0.3 to 2.75	V	
		TV <sub>DD</sub> (for eTSEC3 and eTSEC4)	-0.3 to 3.63 -0.3 to 2.75		3
PCI/PCI-X, DU I <sup>2</sup> C, Ethernet N	IART, system control and power management, /III management, and JTAG I/O voltage	OV <sub>DD</sub>	-0.3 to 3.63	V	_
Local bus I/O	/oltage	BV <sub>DD</sub>	-0.3 to 3.63 -0.3 to 2.75	V	—
Input voltage	DDR/DDR2 DRAM signals	MV <sub>IN</sub>	–0.3 to (GV <sub>DD</sub> + 0.3)	V	4
	DDR/DDR2 DRAM reference	MV <sub>REF</sub>	-0.3 to (GV <sub>DD</sub> /2 + 0.3)	V	—
	Three-speed Ethernet I/O signals	LV <sub>IN</sub> TV <sub>IN</sub>	-0.3 to (LV <sub>DD</sub> + 0.3) -0.3 to (TV <sub>DD</sub> + 0.3)	V	4
	Local bus signals	BV <sub>IN</sub>	-0.3 to (BV <sub>DD</sub> + 0.3)	_	—
	DUART, SYSCLK, system control and power management, I <sup>2</sup> C, Ethernet MII management, and JTAG signals	OV <sub>IN</sub>	-0.3 to (OV <sub>DD</sub> + 0.3)	V	4
	PCI/PCI-X	OV <sub>IN</sub>	-0.3 to (OV <sub>DD</sub> + 0.3)	V	4

# 4 Input Clocks

This section discusses the timing for the input clocks.

# 4.1 System Clock Timing

The following table provides the system clock (SYSCLK) AC timing specifications for the device.

### Table 5. SYSCLK AC Timing Specifications

At recommended operating conditions (see Table 2) with  $OV_{DD} = 3.3 \text{ V} \pm 165 \text{ mV}$ .

Parameter/Condition	Symbol	Min	Тур	Мах	Unit	Notes
SYSCLK frequency	f <sub>SYSCLK</sub>	16	—	133	MHz	1, 6, 7, 8
SYSCLK cycle time	t <sub>SYSCLK</sub>	7.5	—	60	ns	6, 7, 8
SYSCLK rise and fall time	t <sub>KH</sub> , t <sub>KL</sub>	0.6	1.0	1.2	ns	2
SYSCLK duty cycle	t <sub>KHK</sub> /t <sub>SYSCLK</sub>	40	—	60	%	3
SYSCLK jitter	—	—	—	±150	ps	4, 5

Notes:

- Caution: The CCB clock to SYSCLK ratio and e500 core to CCB clock ratio settings must be chosen such that the resulting SYSCLK frequency, e500 (core) frequency, and CCB clock frequency do not exceed their respective maximum or minimum operating frequencies. See Section 20.2, "CCB/SYSCLK PLL Ratio," and Section 20.3, "e500 Core PLL Ratio," for ratio settings.
- 2. Rise and fall times for SYSCLK are measured at 0.6 and 2.7 V.
- 3. Timing is guaranteed by design and characterization.
- 4. This represents the total input jitter—short term and long term—and is guaranteed by design.
- 5. The SYSCLK driver's closed loop jitter bandwidth must be <500 kHz at -20 dB. The bandwidth must be set low to allow cascade-connected PLL-based devices to track SYSCLK drivers with the specified jitter.
- 6. This parameter has been adjusted slower according to the workaround for device erratum GEN 13.
- 7. For spread spectrum clocking. Guidelines are + 0% to -1% down spread at modulation rate between 20 and 60 kHz on SYSCLK.
- 8. System with operating core frequency less than 1200 MHz must limit SYSCLK frequency to 100 MHz maximum.

# 4.2 Real Time Clock Timing

The RTC input is sampled by the platform clock (CCB clock). The output of the sampling latch is then used as an input to the counters of the PIC and the TimeBase unit of the e500. There is no jitter specification. The minimum pulse width of the RTC signal must be greater than 2x the period of the CCB clock. That is, minimum clock high time is  $2 \times t_{CCB}$ , and minimum clock low time is  $2 \times t_{CCB}$ . There is no minimum RTC frequency; RTC may be grounded if not needed.

# 6.2.2 DDR SDRAM Output AC Timing Specifications

### Table 19. DDR SDRAM Output AC Timing Specifications

At recommended operating conditions.

Parameter	Symbol <sup>1</sup>	Min	Мах	Unit	Notes
MCK[n] cycle time, MCK[ <i>n</i> ]/MCK[ <i>n</i> ] crossing	t <sub>MCK</sub>	3.75	6	ns	2
ADDR/CMD output setup with respect to MCK 533 MHz 400 MHz 333 MHz	t <sub>ddkhas</sub>	1.48 1.95 2.40		ns	3
ADDR/CMD output hold with respect to MCK 533 MHz 400 MHz 333 MHz	<sup>t</sup> ddkhax	1.48 1.95 2.40		ns	3
MCS[ <i>n</i> ] output setup with respect to MCK 533 MHz 400 MHz 333 MHz	<sup>t</sup> DDKHCS	1.48 1.95 2.40		ns	3
MCS[ <i>n</i> ] output hold with respect to MCK 533 MHz 400 MHz 333 MHz	<sup>t</sup> DDKHCX	1.48 1.95 2.40		ns	3
MCK to MDQS Skew	t <sub>DDKHMH</sub>	-0.6	0.6	ns	4
MDQ/MECC/MDM output setup with respect to MDQS 533 MHz 400 MHz 333 MHz	<sup>t</sup> DDKHDS, <sup>t</sup> DDKLDS	538 700 900	 	ps	5
MDQ/MECC/MDM output hold with respect to MDQS 533 MHz 400 MHz 333 MHz	<sup>t</sup> ddkhdx, <sup>t</sup> ddkldx	538 700 900		ps	5
MDQS preamble start	t <sub>DDKHMP</sub>	$-0.5\times t_{MCK}-0.6$	$-0.5  imes t_{MCK}$ + 0.6	ns	6

Figure 8 shows the GMII transmit AC timing diagram.



Figure 8. GMII Transmit AC Timing Diagram

### 8.2.2.2 GMII Receive AC Timing Specifications

This table provides the GMII receive AC timing specifications.

Parameter/Condition	Symbol <sup>1</sup>	Min	Тур	Max	Unit
RX_CLK clock period	t <sub>GRX</sub>	_	8.0	_	ns
RX_CLK duty cycle	t <sub>GRXH</sub> /t <sub>GRX</sub>	35	_	75	ns
RXD[7:0], RX_DV, RX_ER setup time to RX_CLK	t <sub>GRDVKH</sub>	2.0	_	—	ns
RXD[7:0], RX_DV, RX_ER hold time to RX_CLK	t <sub>GRDXKH</sub>	0	_	—	ns
RX_CLK clock rise (20%-80%)	t <sub>GRXR</sub> 2	—	_	1.0	ns
RX_CLK clock fall time (80%-20%)	t <sub>GRXF</sub> 2	—		1.0	ns

#### Notes:

1. The symbols used for timing specifications follow the pattern of t<sub>(first two letters of functional block)(signal)(state)(reference)(state) for inputs and t<sub>(first two letters of functional block)(reference)(state)(signal)(state)</sub> for outputs. For example, t<sub>GRDVKH</sub> symbolizes GMII receive timing (GR) with respect to the time data input signals (D) reaching the valid state (V) relative to the t<sub>RX</sub> clock reference (K) going to the high state (H) or setup time. Also, t<sub>GRDXKL</sub> symbolizes GMII receive timing (GR) with respect to the time data input signals (D) went invalid (X) relative to the t<sub>GRX</sub> clock reference (K) going to the low (L) state or hold time. Note that, in general, the clock reference symbol representation is based on three letters representing the clock of a particular functional. For example, the subscript of t<sub>GRX</sub> represents the GMII (G) receive (RX) clock. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).</sub>

2. Guaranteed by design.

Figure 9 provides the AC test load for eTSEC.



#### Enhanced Three-Speed Ethernet (eTSEC)

Figure 10 shows the GMII receive AC timing diagram.



Figure 10. GMII Receive AC Timing Diagram

## 8.2.3 MII AC Timing Specifications

This section describes the MII transmit and receive AC timing specifications.

## 8.2.3.1 MII Transmit AC Timing Specifications

This table provides the MII transmit AC timing specifications.

fable 2	28.	MII	Transmit	AC	Timing	Specifications
---------	-----	-----	----------	----	--------	----------------

Parameter/Condition	Symbol <sup>1</sup>	Min	Тур	Max	Unit
TX_CLK clock period 10 Mbps	t <sub>MTX</sub> <sup>2</sup>	_	400	_	ns
TX_CLK clock period 100 Mbps	t <sub>MTX</sub>		40	_	ns
TX_CLK duty cycle	t <sub>MTXH/</sub> t <sub>MTX</sub>	35	_	65	%
TX_CLK to MII data TXD[3:0], TX_ER, TX_EN delay	t <sub>MTKHDX</sub>	1	5	15	ns
TX_CLK data clock rise (20%–80%)	t <sub>MTXR</sub> <sup>2</sup>	1.0	_	4.0	ns
TX_CLK data clock fall (80%–20%)	t <sub>MTXF</sub> <sup>2</sup>	1.0		4.0	ns

Notes:

The symbols used for timing specifications follow the pattern of t<sub>(first two letters of functional block)(signal)(state)(reference)(state) for inputs and t<sub>(first two letters of functional block)</sub>(reference)(state)(signal)(state) for outputs. For example, t<sub>MTKHDX</sub> symbolizes MII transmit timing (MT) for the time t<sub>MTX</sub> clock reference (K) going high (H) until data outputs (D) are invalid (X). Note that, in general, the clock reference symbol representation is based on two to three letters representing the clock of a particular functional. For example, the subscript of t<sub>MTX</sub> represents the MII(M) transmit (TX) clock. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).
</sub>

2. Guaranteed by design.

#### Enhanced Three-Speed Ethernet (eTSEC)

Figure 15 shows the TBI receive AC timing diagram.



Figure 15. TBI Receive AC Timing Diagram

# 8.2.5 TBI Single-Clock Mode AC Specifications

When the eTSEC is configured for TBI modes, all clocks are supplied from external sources to the relevant eTSEC interface. In single-clock TBI mode, when TBICON[CLKSEL] = 1, a 125-MHz TBI receive clock is supplied on the TSEC $n_RX_CLK$  pin (no receive clock is used on TSEC $n_TX_CLK$  in this mode, whereas for the dual-clock mode this is the PMA1 receive clock). The 125-MHz transmit clock is applied on the TSEC\_GTX\_CLK125 pin in all TBI modes.

A summary of the single-clock TBI mode AC specifications for receive appears in Table 32.

Parameter/Condition	Symbol	Min	Тур	Мах	Unit
RX_CLK clock period	t <sub>TRRX</sub>	7.5	8.0	8.5	ns
RX_CLK duty cycle	t <sub>TRRH/TRRX</sub>	40	50	60	%
RX_CLK peak-to-peak jitter	t <sub>TRRJ</sub>	_	_	250	ps
Rise time RX_CLK (20%–80%)	t <sub>TRRR</sub>	_	_	1.0	ns
Fall time RX_CLK (80%–20%)	t <sub>TRRF</sub>	_	_	1.0	ns
RCG[9:0] setup time to RX_CLK rising edge	t <sub>TRRDVKH</sub>	2.0	_	—	ns
RCG[9:0] hold time to RX_CLK rising edge	t <sub>TRRDXKH</sub>	1.0	_	_	ns

### NOTE

PLL bypass mode is required when LBIU frequency is at or below 83 MHz. When LBIU operates above 83 MHz, LBIU PLL is recommended to be enabled.

Figure 23 through Figure 28 show the local bus signals.



This table describes the timing parameters of the local bus interface at  $BV_{DD} = 3.3$  V with PLL disabled.

Table 42. Local Bus Timing	Parameters—PLL Bypassed
----------------------------	-------------------------

Parameter	Symbol <sup>1</sup>	Min	Max	Unit	Notes
Local bus cycle time	t <sub>LBK</sub>	12	—	ns	2
Local bus duty cycle	t <sub>LBKH/</sub> t <sub>LBK</sub>	43	57	%	—
Internal launch/capture clock to LCLK delay	t <sub>lbkhkt</sub>	2.3	4.4	ns	8
Input setup to local bus clock (except LGTA/LUPWAIT)	t <sub>LBIVKH1</sub>	6.2	—	ns	4, 5
LGTA/LUPWAIT input setup to local bus clock	t <sub>LBIVKL2</sub>	6.1	—	ns	4, 5
Input hold from local bus clock (except LGTA/LUPWAIT)	t <sub>LBIXKH1</sub>	-1.8	—	ns	4, 5

Parameter	Symbol <sup>1</sup>	Min	Max	Unit	Notes
LGTA/LUPWAIT input hold from local bus clock	t <sub>LBIXKL2</sub>	-1.3		ns	4, 5
LALE output transition to LAD/LDP output transition (LATCH hold time)	t <sub>LBOTOT</sub>	1.5		ns	6
Local bus clock to output valid (except LAD/LDP and LALE)	t <sub>LBKLOV1</sub>	_	-0.3	ns	
Local bus clock to data valid for LAD/LDP	t <sub>LBKLOV2</sub>	_	-0.1	ns	4
Local bus clock to address valid for LAD	t <sub>LBKLOV3</sub>	_	0	ns	4
Local bus clock to LALE assertion	t <sub>LBKLOV4</sub>	_	0	ns	4
Output hold from local bus clock (except LAD/LDP and LALE)	t <sub>LBKLOX1</sub>	-3.7	_	ns	4
Output hold from local bus clock for LAD/LDP	t <sub>LBKLOX2</sub>	-3.7	_	ns	4
Local bus clock to output high Impedance (except LAD/LDP and LALE)	t <sub>LBKLOZ1</sub>	_	0.2	ns	7
Local bus clock to output high impedance for LAD/LDP	t <sub>LBKLOZ2</sub>	_	0.2	ns	7

#### Table 42. Local Bus Timing Parameters—PLL Bypassed (continued)

#### Notes:

The symbols used for timing specifications follow the pattern of t<sub>(first two letters of functional block)(signal)(state)(reference)(state) for inputs and t<sub>(first two letters of functional block)(reference)(state)(signal)(state)</sub> for outputs. For example, t<sub>LBIXKH1</sub> symbolizes local bus timing (LB) for the input (I) to go invalid (X) with respect to the time the t<sub>LBK</sub> clock reference (K) goes high (H), in this case for clock one (1). Also, t<sub>LBKH0X</sub> symbolizes local bus timing (LB) for the t<sub>LBK</sub> clock reference (K) to go high (H), with respect to the output (O) going invalid (X) or output hold time.
</sub>

 All timings are in reference to local bus clock for PLL bypass mode. Timings may be negative with respect to the local bus clock because the actual launch and capture of signals is done with the internal launch/capture clock, which precedes LCLK by t<sub>LBKHKT</sub>.

3. Maximum possible clock skew between a clock LCLK[m] and a relative clock LCLK[n]. Skew measured between complementary signals at BV<sub>DD</sub>/2.

4. All signals are measured from  $BV_{DD}/2$  of the rising edge of local bus clock for PLL bypass mode to  $0.4 \times BV_{DD}$  of the signal in question for 3.3-V signaling levels.

5. Input timings are measured at the pin.

6. The value of t<sub>LBOTOT</sub> is the measurement of the minimum time between the negation of LALE and any change in LAD.

7. For purposes of active/float timing measurements, the Hi-Z or off state is defined to be when the total current delivered through the component pin is less than or equal to the leakage current specification.

- 8. Guaranteed by characterization.
- 9. Guaranteed by design.

#### Local Bus



Figure 24. Local Bus Signals (PLL Bypass Mode)

### NOTE

In PLL bypass mode, LCLK[*n*] is the inverted version of the internal clock with the delay of  $t_{LBKHKT}$ . In this mode, signals are launched at the rising edge of the internal clock and are captured at falling edge of the internal clock with the exception of LGTA/LUPWAIT (which is captured on the rising edge of the internal clock).

#### Local Bus



Figure 26. Local Bus Signals, GPCM/UPM Signals for LCCR[CLKDIV] = 4 (PLL Bypass Mode)

### Table 53. PCI-X AC Timing Specifications at 66 MHz (continued)

Parameter	Symbol	Min	Max	Unit	Notes
HRESET to PCI-X initialization pattern hold time	t <sub>PCRHIX</sub>	0	50	ns	6, 11

Notes:

- 1. See the timing measurement conditions in the PCI-X 1.0a Specification.
- 2. Minimum times are measured at the package pin (not the test point). Maximum times are measured with the test point and load circuit.
- 3. Setup time for point-to-point signals applies to REQ and GNT only. All other signals are bused.
- 4. For purposes of active/float timing measurements, the Hi-Z or off state is defined to be when the total current delivered through the component pin is less than or equal to the leakage current specification.
- 5. Setup time applies only when the device is not driving the pin. Devices cannot drive and receive signals at the same time.
- 6. Maximum value is also limited by delay to the first transaction (time for HRESET high to first configuration access, t<sub>PCRHFV</sub>). The PCI-X initialization pattern control signals after the rising edge of HRESET must be negated no later than two clocks before the first FRAME and must be floated no later than one clock before FRAME is asserted.
- 7. A PCI-X device is permitted to have the minimum values shown for t<sub>PCKHOV</sub> and t<sub>CYC</sub> only in PCI-X mode. In conventional mode, the device must meet the requirements specified in PCI 2.2 for the appropriate clock frequency.
- 8. Device must meet this specification independent of how many outputs switch simultaneously.

9. The timing parameter t<sub>PCRHFV</sub> is a minimum of 10 clocks rather than the minimum of 5 clocks in the PCI-X 1.0a Specification.

10.Guaranteed by characterization.

11.Guaranteed by design.

This table provides the PCI-X AC timing specifications at 133 MHz. Note that the maximum PCI-X frequency in synchronous mode is 110 MHz.

Parameter	Symbol	Min	Max	Unit	Notes
SYSCLK to signal valid delay	<sup>t</sup> PCKHOV		3.8	ns	1, 2, 3, 7, 8
Output hold from SYSCLK	t <sub>PCKHOX</sub>	0.7	_	ns	1, 11
SYSCLK to output high impedance	t <sub>PCKHOZ</sub>		7	ns	1, 4, 8, 12
Input setup time to SYSCLK	t <sub>PCIVKH</sub>	1.2	_	ns	3, 5, 9, 11
Input hold time from SYSCLK	t <sub>PCIXKH</sub>	0.5	_	ns	11
REQ64 to HRESET setup time	t <sub>PCRVRH</sub>	10	_	clocks	12
HRESET to REQ64 hold time	t <sub>PCRHRX</sub>	0	50	ns	12
HRESET high to first FRAME assertion	t <sub>PCRHFV</sub>	10	_	clocks	10, 12
PCI-X initialization pattern to HRESET setup time	<sup>t</sup> PCIVRH	10	_	clocks	12

#### Table 54. PCI-X AC Timing Specifications at 133 MHz

Table 56. Differential Transmitter	· (TX) Output	<b>Specifications</b>	(continued)
------------------------------------	---------------	-----------------------	-------------

Symbol	Parameter	Min	Nom	Max	Unit	Comments
V <sub>TX-DC-CM</sub>	The TX DC common mode voltage	0	_	3.6	V	The allowed DC common mode voltage under any conditions. See Note 6.
I <sub>TX-SHORT</sub>	TX short circuit current limit	_	_	90	mA	The total current the transmitter can provide when shorted to its ground
T <sub>TX-IDLE-MIN</sub>	Minimum time spent in electrical idle	50	_		UI	Minimum time a transmitter must be in electrical idle utilized by the receiver to start looking for an electrical idle exit after successfully receiving an electrical idle ordered set
T <sub>TX-IDLE-SET-TO-IDLE</sub>	Maximum time to transition to a valid electrical idle after sending an electrical idle ordered set			20	UI	After sending an electrical idle ordered set, the transmitter must meet all electrical idle specifications within this time. This is considered a debounce time for the transmitter to meet electrical idle after transitioning from L0.
T <sub>TX-IDLE-TO-DIFF-DATA</sub>	Maximum time to transition to valid TX specifications after leaving an electrical idle condition			20	UI	Maximum time to meet all TX specifications when transitioning from electrical idle to sending differential data. This is considered a debounce time for the TX to meet all TX specifications after leaving electrical idle
RL <sub>TX-DIFF</sub>	Differential return loss	12	_	—	dB	Measured over 50 MHz to 1.25 GHz. See Note 4.
RL <sub>TX-CM</sub>	Common mode return loss	6		—	dB	Measured over 50 MHz to 1.25 GHz. See Note 4.
Z <sub>TX-DIFF-DC</sub>	DC differential TX impedance	80	100	120	Ω	TX DC differential mode low impedance
Z <sub>TX-DC</sub>	Transmitter DC impedance	40	_	_	Ω	Required TX D+ as well as D– DC impedance during all states
L <sub>TX-SKEW</sub>	Lane-to-lane output skew	_	_	500 + 2 UI	ps	Static skew between any two transmitter lanes within a single Link
C <sub>TX</sub>	AC coupling capacitor	75	_	200	nF	All transmitters shall be AC coupled. The AC coupling is required either within the media or within the transmitting component itself. See note 8.

#### Serial RapidIO

Table 60. Short Run Transmitter	AC Timing Specifications-	–2.5 GBaud
---------------------------------	---------------------------	------------

Characteristic	Symbol	Ra	nge	Unit	Notos
Characteristic	Symbol	Min	Max	Unit	Notes
Output voltage	V <sub>O</sub>	-0.40	2.30	V	Voltage relative to COMMON of either signal comprising a differential pair
Differential output voltage	V <sub>DIFFPP</sub>	500	1000	mV p-p	_
Deterministic jitter	J <sub>D</sub>	—	0.17	UI p-p	_
Total jitter	J <sub>T</sub>	—	0.35	UI p-p	_
Multiple output skew	S <sub>MO</sub>	—	1000	ps	Skew at the transmitter output between lanes of a multilane link
Unit interval	UI	400	400	ps	±100 ppm

### Table 61. Short Run Transmitter AC Timing Specifications—3.125 GBaud

Characteristic	Symbol	Range		Unit	Netas		
Characteristic	Symbol	Min	Max	Onic	NOIES		
Output voltage	V <sub>O</sub>	-0.40	2.30	V	Voltage relative to COMMON of either signal comprising a differential pair		
Differential output voltage	V <sub>DIFFPP</sub>	500	1000	mVp-p	_		
Deterministic jitter	J <sub>D</sub>	_	0.17	UI p-p	_		
Total jitter	J <sub>T</sub>	_	0.35	UI p-p	_		
Multiple output skew	S <sub>MO</sub>		1000	ps	Skew at the transmitter output between lanes of a multilane link		
Unit interval	UI	320	320	ps	±100 ppm		

### Table 62. Long Run Transmitter AC Timing Specifications—1.25 GBaud

Characteristic	Symbol	Range		Unit	Notos
	Symbol	Min	Max	Onic	Notes
Output voltage	V <sub>O</sub>	-0.40	2.30	V	Voltage relative to COMMON of either signal comprising a differential pair
Differential output voltage	V <sub>DIFFPP</sub>	800	1600	mVp-p	_
Deterministic jitter	J <sub>D</sub>	—	0.17	UI p-p	_
Total jitter	J <sub>T</sub>	—	0.35	UI p-p	_
Multiple output skew	S <sub>MO</sub>	—	1000	ps	Skew at the transmitter output between lanes of a multilane link
Unit interval	UI	800	800	ps	±100 ppm

### Serial RapidIO

802.3ae-2002 is specified as the test pattern for use in eye pattern and jitter measurements. Annex 48B of IEEE Std. 802.3ae-2002 is recommended as a reference for additional information on jitter test methods.

# 18.9.1 Eye Template Measurements

For the purpose of eye template measurements, the effects of a single-pole high pass filter with a 3 dB point at (baud frequency)/1667 is applied to the jitter. The data pattern for template measurements is the continuous jitter test pattern (CJPAT) defined in Annex 48A of IEEE 802.3ae. All lanes of the LP-serial link shall be active in both the transmit and receive directions, and opposite ends of the links shall use asynchronous clocks. Four lane implementations shall use CJPAT as defined in Annex 48A. Single lane implementations shall use the CJPAT sequence specified in Annex 48A for transmission on lane 0. The amount of data represented in the eye shall be adequate to ensure that the bit error ratio is less than  $10^{-12}$ . The eye pattern shall be measured with AC coupling and the compliance template centered at 0 V differential. The left and right edges of the template shall be aligned with the mean zero crossing points of the measured data eye. The load for this test shall be  $100-\Omega$  resistive  $\pm 5\%$  differential to 2.5 GHz.

# 18.9.2 Jitter Test Measurements

For the purpose of jitter measurement, the effects of a single-pole high pass filter with a 3 dB point at (baud frequency)/1667 is applied to the jitter. The data pattern for jitter measurements is the Continuous Jitter test pattern (CJPAT) pattern defined in Annex 48A of IEEE 802.3ae. All lanes of the LP-serial link shall be active in both the transmit and receive directions, and opposite ends of the links shall use asynchronous clocks. Four lane implementations shall use CJPAT as defined in Annex 48A. Single lane implementations shall use the CJPAT sequence specified in Annex 48A for transmission on lane 0. Jitter shall be measured with AC coupling and at 0 V differential. Jitter measurement for the transmitter (or for calibration of a jitter tolerance setup) shall be performed with a test procedure resulting in a BER curve such as that described in Annex 48B of IEEE 802.3ae.

# 18.9.3 Transmit Jitter

Transmit jitter is measured at the driver output when terminated into a load of 100  $\Omega$  resistive ± 5% differential to 2.5 GHz.

# 18.9.4 Jitter Tolerance

Jitter tolerance is measured at the receiver using a jitter tolerance test signal. This signal is obtained by first producing the sum of deterministic and random jitter defined in Section 18.7, "Receiver Specifications," and then adjusting the signal amplitude until the data eye contacts the 6 points of the minimum eye opening of the receive template shown in Figure 54 and Table 69. Note that for this to occur, the test signal must have vertical waveform symmetry about the average value and have horizontal symmetry (including jitter) about the mean zero crossing. Eye template measurement requirements are as defined above. Random jitter is calibrated using a high pass filter with a low frequency corner at 20 MHz and a 20 dB/decade roll-off below this. The required sinusoidal jitter specified in Section 18.7, "Receiver Specifications," is then added to the signal and the test load is replaced by the receiver being tested.

Package Description

Signal	Package Pin Number	Pin Type	Power Supply	Notes							
LSYNC_IN	F27	ļ	BV <sub>DD</sub>	_							
LSYNC_OUT	F28	0	BV <sub>DD</sub>	_							
	DMA										
DMA_DACK[0:1]	AD3, AE1	0	OV <sub>DD</sub>	5, 9, 102							
DMA_DREQ[0:1]	AD4, AE2	ļ	OV <sub>DD</sub>	_							
DMA_DDONE[0:1]	AD2, AD1	0	OV <sub>DD</sub>	_							
Programmable Interrupt Controller											
UDE	AH16	I	OV <sub>DD</sub>	—							
MCP	AG19	I	OV <sub>DD</sub>	_							
IRQ[0:7]	AG23, AF18, AE18, AF20, AG18, AF17, AH24, AE20	I	OV <sub>DD</sub>	—							
IRQ[8]	AF19	I	OV <sub>DD</sub>	—							
IRQ[9]/DMA_DREQ3	AF21	I	OV <sub>DD</sub>	1							
IRQ[10]/DMA_DACK3	AE19	I/O	OV <sub>DD</sub>	1							
IRQ[11]/DMA_DDONE3	AD20	I/O	OV <sub>DD</sub>	1							
IRQ_OUT	AD18	0	OV <sub>DD</sub>	2, 4							
	Ethernet Management Interface										
EC_MDC	AB9	0	OV <sub>DD</sub>	5, 9							
EC_MDIO	AC8	I/O	OV <sub>DD</sub>	—							
	Gigabit Reference Clock										
EC_GTX_CLK125	V11	I	LV <sub>DD</sub>	_							
Th	ree-Speed Ethernet Controller (Gigabit Ethern	et 1)									
TSEC1_RXD[7:0]	R5, U1, R3, U2, V3, V1, T3, T2	I	LV <sub>DD</sub>	—							
TSEC1_TXD[7:0]	T10, V7, U10, U5, U4, V6, T5, T8	0	LV <sub>DD</sub>	5, 9							
TSEC1_COL	R4	I	LV <sub>DD</sub>	—							
TSEC1_CRS	V5	I/O	LV <sub>DD</sub>	20							
TSEC1_GTX_CLK	U7	0	LV <sub>DD</sub>	—							
TSEC1_RX_CLK	U3	I	LV <sub>DD</sub>	—							
TSEC1_RX_DV	V2	I	LV <sub>DD</sub>	—							
TSEC1_RX_ER	T1	I	LV <sub>DD</sub>	—							
TSEC1_TX_CLK	T6	I	LV <sub>DD</sub>	—							
TSEC1_TX_EN	U9	0	LV <sub>DD</sub>	30							
TSEC1_TX_ER	Τ7	0	LV <sub>DD</sub>	—							

Package Description

Table 72	. MPC8547E	<b>Pinout Listing</b>	(continued)
----------	------------	-----------------------	-------------

Signal	Package Pin Number	Pin Type	Power Supply	Notes		
IRQ[0:7]	AG23, AF18, AE18, AF20, AG18, AF17, AH24, AE20	Ι	OV <sub>DD</sub>	_		
IRQ[8]	AF19	I	OV <sub>DD</sub>	—		
IRQ[9]/DMA_DREQ3	AF21		OV <sub>DD</sub>	1		
IRQ[10]/DMA_DACK3	AE19	I/O	OV <sub>DD</sub>	1		
IRQ[11]/DMA_DDONE3	AD20	I/O	OV <sub>DD</sub>	1		
IRQ_OUT	AD18	0	OV <sub>DD</sub>	2, 4		
	Ethernet Management Interface					
EC_MDC	AB9	0	OV <sub>DD</sub>	5, 9		
EC_MDIO	AC8	I/O	OV <sub>DD</sub>	—		
	Gigabit Reference Clock					
EC_GTX_CLK125	V11	I	LV <sub>DD</sub>	—		
Th	ree-Speed Ethernet Controller (Gigabit Ethern	et 1)				
TSEC1_RXD[7:0]	R5, U1, R3, U2, V3, V1, T3, T2	I	LV <sub>DD</sub>	—		
TSEC1_TXD[7:0]	T10, V7, U10, U5, U4, V6, T5, T8	0	LV <sub>DD</sub>	5, 9		
TSEC1_COL	R4	I	LV <sub>DD</sub>	—		
TSEC1_CRS	V5	I/O	LV <sub>DD</sub>	20		
TSEC1_GTX_CLK	U7	0	LV <sub>DD</sub>	—		
TSEC1_RX_CLK	U3	I	LV <sub>DD</sub>	—		
TSEC1_RX_DV	V2	I	LV <sub>DD</sub>	—		
TSEC1_RX_ER	T1	I	LV <sub>DD</sub>	—		
TSEC1_TX_CLK	Т6		LV <sub>DD</sub>			
TSEC1_TX_EN	U9	0	LV <sub>DD</sub>	30		
TSEC1_TX_ER	Τ7	0	LV <sub>DD</sub>			
Th	Three-Speed Ethernet Controller (Gigabit Ethernet 2)					
TSEC2_RXD[7:0]	P2, R2, N1, N2, P3, M2, M1, N3	-	LV <sub>DD</sub>	_		
TSEC2_TXD[7:0]	N9, N10, P8, N7, R9, N5, R8, N6	0	LV <sub>DD</sub>	5, 9, 33		
TSEC2_COL	P1	I	LV <sub>DD</sub>	—		
TSEC2_CRS	R6	I/O	LV <sub>DD</sub>	20		
TSEC2_GTX_CLK	P6	0	LV <sub>DD</sub>			
TSEC2_RX_CLK	N4		LV <sub>DD</sub>			
TSEC2_RX_DV	P5		LV <sub>DD</sub>			
TSEC2_RX_ER	R1	I	LV <sub>DD</sub>	_		
TSEC2_TX_CLK	P10	I	LV <sub>DD</sub>	_		
TSEC2_TX_EN	P7	0	LV <sub>DD</sub>	30		

Signal	Package Pin Number	Pin Type	Power Supply	Notes
SD_IMP_CAL_RX	L28	Ι	200 Ω to GND	
SD_IMP_CAL_TX	AB26	I	100 Ω to GND	_
SD_PLL_TPA	U26	0		24

### Table 73. MPC8545E Pinout Listing (continued)

Note: All note references in this table use the same numbers as those for Table 71. See Table 71 for the meanings of these notes.

Table 74 provides the pin-out listing for the MPC8543E 783 FC-PBGA package.

### NOTE

All note references in the following table use the same numbers as those for Table 71. See Table 71 for the meanings of these notes.

Table 74. MPC8543E Pinout Listing

Signal	Package Pin Number	Pin Type	Power Supply	Notes	
PCI1 (One 32-Bit)					
Reserved	AB14, AC15, AA15, Y16, W16, AB16, AC16, AA16, AE17, AA18, W18, AC17, AD16, AE16, Y17, AC18,	_	_	110	
GPOUT[8:15]	AB18, AA19, AB19, AB21, AA20, AC20, AB20, AB22	0	OV <sub>DD</sub>	—	
GPIN[8:15]	AC22, AD21, AB23, AF23, AD23, AE23, AC23, AC24	I	OV <sub>DD</sub>	111	
PCI1_AD[31:0]	AH6, AE7, AF7, AG7, AH7, AF8, AH8, AE9, AH9, AC10, AB10, AD10, AG10, AA10, AH10, AA11, AB12, AE12, AG12, AH12, AB13, AA12, AC13, AE13, Y14, W13, AG13, V14, AH13, AC14, Y15, AB15	I/O	OV <sub>DD</sub>	17	
Reserved	AF15, AD14, AE15, AD15	_	—	110	
PCI1_C_BE[3:0]	AF9, AD11, Y12, Y13	I/O	OV <sub>DD</sub>	17	
Reserved	W15	_	—	110	
PCI1_GNT[4:1]	AG6, AE6, AF5, AH5	0	OV <sub>DD</sub>	5, 9, 35	
PCI1_GNT0	AG5	I/O	OV <sub>DD</sub>	—	
PCI1_IRDY	AF11	I/O	OV <sub>DD</sub>	2	
PCI1_PAR	AD12	I/O	OV <sub>DD</sub>	—	
PCI1_PERR	AC12	I/O	OV <sub>DD</sub>	2	
PCI1_SERR	V13	I/O	OV <sub>DD</sub>	2, 4	
PCI1_STOP	W12	I/O	OV <sub>DD</sub>	2	

Signal	Package Pin Number	Pin Type	Power Supply	Notes		
JTAG						
ТСК	AG28	I	OV <sub>DD</sub>	_		
TDI	AH28	I	OV <sub>DD</sub>	12		
TDO	AF28	0	OV <sub>DD</sub>	—		
TMS	AH27	I	OV <sub>DD</sub>	12		
TRST	AH23	I	OV <sub>DD</sub>	12		
	DFT	I				
L1_TSTCLK	AC25	I	OV <sub>DD</sub>	25		
L2_TSTCLK	AE22	I	OV <sub>DD</sub>	25		
LSSD_MODE	AH20	I	OV <sub>DD</sub>	25		
TEST_SEL	AH14	I	OV <sub>DD</sub>	109		
	Thermal Management					
THERM0	AG1		—	14		
THERM1	AH1		—	14		
	Power Management	I				
ASLEEP	AH18	0	OV <sub>DD</sub>	9, 19, 29		
	Power and Ground Signals					
GND	<ul> <li>A11, B7, B24, C1, C3, C5, C12, C15, C26, D8, D11, D16, D20, D22, E1, E5, E9, E12, E15, E17,</li> <li>F4, F26, G12, G15, G18, G21, G24, H2, H6, H8, H28, J4, J12, J15, J17, J27, K7, K9, K11, K27,</li> <li>L3, L5, L12, L16, N11, N13, N15, N17, N19, P4, P9, P12, P14, P16, P18, R11, R13, R15, R17, R19, T4, T12, T14, T16, T18, U8, U11, U13,</li> <li>U15, U17, U19, V4, V12, V18, W6, W19, Y4, Y9, Y11, Y19, AA6, AA14, AA17, AA22, AA23, AB4, AC2, AC11, AC19, AC26, AD5, AD9, AD22, AE3, AE14, AF6, AF10, AF13, AG8, AG27,</li> <li>K28, L24, L26, N24, N27, P25, R28, T24, T26, U24, V25, W28, Y24, Y26, AA24, AA27, AB25,</li> <li>AC28, L21, L23, N22, P20, R23, T21, U22, V20, W23, Y21, U27</li> </ul>	_				
OV <sub>DD</sub>	V16, W11, W14, Y18, AA13, AA21, AB11, AB17, AB24, AC4, AC9, AC21, AD6, AD13, AD17, AD19, AE10, AE8, AE24, AF4, AF12, AF22, AF27, AG26	Power for PCI and other standards (3.3 V)	OV <sub>DD</sub>	—		
LV <sub>DD</sub>	N8, R7, T9, U6	Power for TSEC1 and TSEC2 (2.5 V, 3.3 V)	LV <sub>DD</sub>	_		

Characteristic	JEDEC Board	Symbol	Value	Unit	Notes
Die junction-to-board	N/A	$R_{ extsf{ heta}JB}$	5	°C/W	3
Die junction-to-case	N/A	$R_{ ext{ heta}JC}$	0.8	°C/W	4

Table 85. Package Thermal Characteristics for FC-PBGA (continued)

Notes:

- 1. Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, airflow, power dissipation of other components on the board, and board thermal resistance.
- 2. Per JEDEC JESD51-6 with the board (JESD51-7) horizontal.
- 3. Thermal resistance between the die and the printed circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.
- 4. Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1). The cold plate temperature is used for the case temperature, measured value includes the thermal resistance of the interface layer.

# 21.3 Heat Sink Solution

Every system application has different conditions that the thermal management solution must solve. As such, providing a recommended heat sink has not been found to be very useful. When a heat sink is chosen, give special consideration to the mounting technique. Mounting the heat sink to the printed-circuit board is the recommended procedure using a maximum of 10 lbs force (45 Newtons) perpendicular to the package and board. Clipping the heat sink to the package is not recommended.

# 22 System Design Information

This section provides electrical design recommendations for successful application of the device.

# 22.1 System Clocking

This device includes five PLLs, as follows:

- 1. The platform PLL generates the platform clock from the externally supplied SYSCLK input. The frequency ratio between the platform and SYSCLK is selected using the platform PLL ratio configuration bits as described in Section 20.2, "CCB/SYSCLK PLL Ratio."
- 2. The e500 core PLL generates the core clock as a slave to the platform clock. The frequency ratio between the e500 core clock and the platform clock is selected using the e500 PLL ratio configuration bits as described in Section 20.3, "e500 Core PLL Ratio."
- 3. The PCI PLL generates the clocking for the PCI bus.
- 4. The local bus PLL generates the clock for the local bus.
- 5. There is a PLL for the SerDes block.

# 22.2 PLL Power Supply Filtering

Each of the PLLs listed above is provided with power through independent power supply pins (AV<sub>DD</sub>\_PLAT, AV<sub>DD</sub>\_CORE, AV<sub>DD</sub>\_PCI, AV<sub>DD</sub>\_LBIU, and AV<sub>DD</sub>\_SRDS, respectively). The AV<sub>DD</sub>

#### System Design Information

level must always be equivalent to  $V_{DD}$ , and preferably these voltages are derived directly from  $V_{DD}$  through a low frequency filter scheme such as the following.

There are a number of ways to reliably provide power to the PLLs, but the recommended solution is to provide independent filter circuits per PLL power supply as illustrated in Figure 57, one to each of the  $AV_{DD}$  pins. By providing independent filters to each PLL the opportunity to cause noise injection from one PLL to the other is reduced.

This circuit is intended to filter noise in the PLLs resonant frequency range from a 500 kHz to 10 MHz range. It must be built with surface mount capacitors with minimum Effective Series Inductance (ESL). Consistent with the recommendations of Dr. Howard Johnson in *High Speed Digital Design: A Handbook of Black Magic* (Prentice Hall, 1993), multiple small capacitors of equal value are recommended over a single large value capacitor.

Each circuit must be placed as close as possible to the specific  $AV_{DD}$  pin being supplied to minimize noise coupled from nearby circuits. It must be routed directly from the capacitors to the  $AV_{DD}$  pin, which is on the periphery of the footprint, without the inductance of vias.

Figure 57 through Figure 59 shows the PLL power supply filter circuits.



Figure 57. PLL Power Supply Filter Circuit with PLAT Pins



Figure 58. PLL Power Supply Filter Circuit with CORE Pins



Figure 59. PLL Power Supply Filter Circuit with PCI/LBIU Pins

The AV<sub>DD</sub>\_SRDS signal provides power for the analog portions of the SerDes PLL. To ensure stability of the internal clock, the power supplied to the PLL is filtered using a circuit similar to the one shown in following figure. For maximum effectiveness, the filter circuit is placed as closely as possible to the AV<sub>DD</sub>\_SRDS ball to ensure it filters out as much noise as possible. The ground connection must be near the AV<sub>DD</sub>\_SRDS ball. The 0.003- $\mu$ F capacitor is closest to the ball, followed by the two 2.2  $\mu$ F capacitors, and finally the 1  $\Omega$  resistor to the board supply plane. The capacitors are connected from AV<sub>DD</sub>\_SRDS to