



#### Welcome to E-XFL.COM

#### Understanding Embedded - Microprocessors

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

### Applications of **Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

#### Details

Product Status	Obsolete
Core Processor	PowerPC e500
Number of Cores/Bus Width	1 Core, 32-Bit
Speed	1.333GHz
Co-Processors/DSP	Signal Processing; SPE, Security; SEC
RAM Controllers	DDR, DDR2, SDRAM
Graphics Acceleration	No
Display & Interface Controllers	-
Ethernet	10/100/1000Mbps (4)
SATA	-
USB	-
Voltage - I/O	1.8V, 2.5V, 3.3V
Operating Temperature	0°C ~ 105°C (TA)
Security Features	Cryptography, Random Number Generator
Package / Case	783-BBGA, FCBGA
Supplier Device Package	783-FCPBGA (29x29)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/mpc8548epxaujd

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

 Performance monitor facility that is similar to, but separate from, the device performance monitor

The e500 defines features that are not implemented on this device. It also generally defines some features that this device implements more specifically. An understanding of these differences can be critical to ensure proper operations.

- 512-Kbyte L2 cache/SRAM
  - Flexible configuration.
  - Full ECC support on 64-bit boundary in both cache and SRAM modes
  - Cache mode supports instruction caching, data caching, or both.
  - External masters can force data to be allocated into the cache through programmed memory ranges or special transaction types (stashing).
  - 1, 2, or 4 ways can be configured for stashing only.
  - Eight-way set-associative cache organization (32-byte cache lines)
  - Supports locking entire cache or selected lines. Individual line locks are set and cleared through Book E instructions or by externally mastered transactions.
  - Global locking and Flash clearing done through writes to L2 configuration registers
  - Instruction and data locks can be Flash cleared separately.
  - SRAM features include the following:
    - I/O devices access SRAM regions by marking transactions as snoopable (global).
    - Regions can reside at any aligned location in the memory map.
    - Byte-accessible ECC is protected using read-modify-write transaction accesses for smaller-than-cache-line accesses.
- Address translation and mapping unit (ATMU)
  - Eight local access windows define mapping within local 36-bit address space.
  - Inbound and outbound ATMUs map to larger external address spaces.
    - Three inbound windows plus a configuration window on PCI/PCI-X and PCI Express
    - Four inbound windows plus a default window on RapidIO<sup>™</sup>
    - Four outbound windows plus default translation for PCI/PCI-X and PCI Express
    - Eight outbound windows plus default translation for RapidIO with segmentation and sub-segmentation support
- DDR/DDR2 memory controller
  - Programmable timing supporting DDR and DDR2 SDRAM
  - 64-bit data interface
  - Four banks of memory supported, each up to 4 Gbytes, to a maximum of 16 Gbytes
  - DRAM chip configurations from 64 Mbits to 4 Gbits with ×8/×16 data ports
  - Full ECC support
  - Page mode support
    - Up to 16 simultaneous open pages for DDR

#### Enhanced Three-Speed Ethernet (eTSEC)

Figure 13 shows the MII receive AC timing diagram.



Figure 13. MII Receive AC Timing Diagram

# 8.2.4 TBI AC Timing Specifications

This section describes the TBI transmit and receive AC timing specifications.

# 8.2.4.1 TBI Transmit AC Timing Specifications

This table provides the TBI transmit AC timing specifications.

Table 30	. TBI	Transmit	AC	Timing	Specifications
----------	-------	----------	----	--------	----------------

Parameter/Condition	Symbol <sup>1</sup>	Min	Тур	Мах	Unit
TCG[9:0] setup time GTX_CLK going high	t <sub>TTKHDV</sub>	2.0	_	—	ns
TCG[9:0] hold time from GTX_CLK going high	t <sub>TTKHDX</sub>	1.0	_	—	ns
GTX_CLK rise (20%–80%)	t <sub>TTXR</sub> <sup>2</sup>		_	1.0	ns
GTX_CLK fall time (80%–20%)	t <sub>TTXF</sub> <sup>2</sup>	_	_	1.0	ns

Notes:

1. The symbols used for timing specifications follow the pattern of t<sub>(first two letters of functional block)(signal)(state)</sub> (reference)(state) for inputs and t<sub>(first two letters of functional block)(reference)(state)(signal)(state)</sub> for outputs. For example, t<sub>TTKHDV</sub> symbolizes the TBI transmit timing (TT) with respect to the time from t<sub>TTX</sub> (K) going high (H) until the referenced data signals (D) reach the valid state (V) or setup time. Also, t<sub>TTKHDX</sub> symbolizes the TBI transmit timing (TT) with respect data signals (D) reach the invalid state (X) or hold time. Note that, in general, the clock reference symbol representation is based on three letters representing the clock of a particular functional. For example, the subscript of t<sub>TTX</sub> represents the TBI (T) transmit (TX) clock. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).

2. Guaranteed by design.

#### **Ethernet Management Interface Electrical Characteristics**

### Table 37. MII Management AC Timing Specifications (continued)

At recommended operating conditions with  $\text{OV}_{\text{DD}}$  is 3.3 V ± 5%.

Parameter	Symbol <sup>1</sup>	Min	Тур	Мах	Unit	Notes
MDC fall time	t <sub>MDHF</sub>	_		10	ns	4

#### Notes:

- The symbols used for timing specifications follow the pattern of t<sub>(first two letters of functional block)(signal)(state)(reference)(state) for inputs and t<sub>(first two letters of functional block)(reference)(state)(signal)(state)</sub> for outputs. For example, t<sub>MDKHDX</sub> symbolizes management data timing (MD) for the time t<sub>MDC</sub> from clock reference (K) high (H) until data outputs (D) are invalid (X) or data hold time. Also, t<sub>MDDVKH</sub> symbolizes management data timing (MD) with respect to the time data input signals (D) reach the valid state (V) relative to the t<sub>MDC</sub> clock reference (K) going to the high (H) state or setup time. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).
  </sub>
- 2. This parameter is dependent on the eTSEC system clock speed, which is half of the Platform Frequency (f<sub>CCB</sub>). The actual ECn\_MDC output clock frequency for a specific eTSEC port can be programmed by configuring the MgmtClk bit field of device's MIIMCFG register, based on the platform (CCB) clock running for the device. The formula is: Platform Frequency (CCB) ÷ (2 × Frequency Divider determined by MIICFG[MgmtClk] encoding selection). For example, if MIICFG[MgmtClk] = 000 and the platform (CCB) is currently running at 533 MHz, f<sub>MDC</sub> = 533) ÷ (2 × 4 × 8) = 533) ÷ 64 = 8.3 MHz. That is, for a system running at a particular platform frequency (f<sub>CCB</sub>), the ECn\_MDC output clock frequency can be programmed between maximum f<sub>MDC</sub> = f<sub>CCB</sub> ÷ 64 and minimum f<sub>MDC</sub> = f<sub>CCB</sub> ÷ 448. See 14.5.3.6.6, "MII Management Configuration Register (MIIMCFG)," in the MPC8548E PowerQUICC™ III Integrated Processor Family Reference Manual for more detail.
- 3. The maximum ECn\_MDC output clock frequency is defined based on the maximum platform frequency for device (533 MHz) divided by 64, while the minimum ECn\_MDC output clock frequency is defined based on the minimum platform frequency for device (333 MHz) divided by 448, following the formula described in Note 2 above.
- 4. Guaranteed by design.
- 5. t<sub>CCB</sub> is the platform (CCB) clock period.

Figure 21 shows the MII management AC timing diagram.



Figure 21. MII Management Interface Timing Diagram

Parameter	Symbol <sup>1</sup>	Min	Max	Unit	Notes
Local bus cycle time	t <sub>LBK</sub>	7.5	12	ns	2
Local bus duty cycle	t <sub>LBKH/</sub> t <sub>LBK</sub>	43	57	%	—
LCLK[n] skew to LCLK[m] or LSYNC_OUT	t <sub>LBKSKEW</sub>	_	150	ps	7, 8
Input setup to local bus clock (except LGTA/UPWAIT)	t <sub>LBIVKH1</sub>	1.9	—	ns	3, 4
LGTA/LUPWAIT input setup to local bus clock	t <sub>LBIVKH2</sub>	1.8	—	ns	3, 4
Input hold from local bus clock (except LGTA/LUPWAIT)	t <sub>LBIXKH1</sub>	1.1	—	ns	3, 4
LGTA/LUPWAIT input hold from local bus clock	t <sub>LBIXKH2</sub>	1.1	—	ns	3, 4
LALE output transition to LAD/LDP output transition (LATCH hold time)	t <sub>LBOTOT</sub>	1.5	—	ns	6
Local bus clock to output valid (except LAD/LDP and LALE)	t <sub>LBKHOV1</sub>	_	2.1	ns	—
Local bus clock to data valid for LAD/LDP	t <sub>LBKHOV2</sub>		2.3	ns	3
Local bus clock to address valid for LAD	t <sub>LBKHOV3</sub>		2.4	ns	3
Local bus clock to LALE assertion	t <sub>LBKHOV4</sub>		2.4	ns	3
Output hold from local bus clock (except LAD/LDP and LALE)	t <sub>LBKHOX1</sub>	0.8	—	ns	3
Output hold from local bus clock for LAD/LDP	t <sub>LBKHOX2</sub>	0.8	—	ns	3
Local bus clock to output high Impedance (except LAD/LDP and LALE)	t <sub>LBKHOZ1</sub>		2.6	ns	5
Local bus clock to output high impedance for LAD/LDP	t <sub>LBKHOZ2</sub>		2.6	ns	5

Table 41 describes the timing parameters of the local bus interface at  $BV_{DD} = 2.5$  V.

### Table 41. Local Bus Timing Parameters (BV<sub>DD</sub> = 2.5 V)—PLL Enabled

#### Notes:

The symbols used for timing specifications follow the pattern of t<sub>(first two letters of functional block)(signal)(state)(reference)(state) for inputs and t<sub>(first two letters of functional block)(reference)(state)(signal)(state) for outputs. For example, t<sub>LBIXKH1</sub> symbolizes local bus timing (LB) for the input (I) to go invalid (X) with respect to the time the t<sub>LBK</sub> clock reference (K) goes high (H), in this case for clock one (1). Also, t<sub>LBKH0X</sub> symbolizes local bus timing (LB) for the t<sub>LBK</sub> clock reference (K) to go high (H), with respect to the output (O) going invalid (X) or output hold time.
</sub></sub>

- 2. All timings are in reference to LSYNC\_IN for PLL enabled and internal local bus clock for PLL bypass mode.
- 3. All signals are measured from  $BV_{DD}/2$  of the rising edge of LSYNC\_IN for PLL enabled or internal local bus clock for PLL bypass mode to  $0.4 \times BV_{DD}$  of the signal in question for 3.3-V signaling levels.
- 4. Input timings are measured at the pin.

5. For purposes of active/float timing measurements, the Hi-Z or off state is defined to be when the total current delivered through the component pin is less than or equal to the leakage current specification.

- 6. t<sub>LBOTOT</sub> is a measurement of the minimum time between the negation of LALE and any change in LAD. t<sub>LBOTOT</sub> is programmed with the LBCR[AHD] parameter.
- Maximum possible clock skew between a clock LCLK[m] and a relative clock LCLK[n]. Skew measured between complementary signals at BV<sub>DD</sub>/2.
- 8. Guaranteed by design.

Figure 22 provides the AC test load for the local bus.



Figure 22. Local Bus AC Test Load

#### Local Bus



Figure 28. Local Bus Signals, GPCM/UPM Signals for LCCR[CLKDIV] = 8 or 16 (PLL Bypass Mode)

Parameter	Symbol	Min	Мах	Unit
Supply voltage 2.5 V	BV <sub>DD</sub>	2.37	2.63	V
High-level input voltage	V <sub>IH</sub>	1.70	BV <sub>DD</sub> + 0.3	V
Low-level input voltage	V <sub>IL</sub>	-0.3	0.7	V
Input current ( $BV_{IN}^{1} = 0 V \text{ or } BV_{IN} = BV_{DD}$ )	Ι <sub>ΙΗ</sub>	—	10	μΑ

Table 50. GP<sub>IN</sub> DC Electrical Characteristics (2.5 V DC)

Note:

1. The symbol  $\mathsf{BV}_{\mathsf{IN}}$  in this case, represents the  $\mathsf{BV}_{\mathsf{IN}}$  symbol referenced in Table 1.

# 15 PCI/PCI-X

This section describes the DC and AC electrical specifications for the PCI/PCI-X bus of the device.

Note that the maximum PCI-X frequency in synchronous mode is 110 MHz.

# 15.1 PCI/PCI-X DC Electrical Characteristics

This table provides the DC electrical characteristics for the PCI/PCI-X interface.

Table 51. PCI/PCI-X DC Electrical Characteristics<sup>1</sup>

Parameter	Symbol	Min	Max	Unit	Notes
High-level input voltage	V <sub>IH</sub>	2	OV <sub>DD</sub> + 0.3	V	—
Low-level input voltage	V <sub>IL</sub>	-0.3	0.8	V	—
Input current ( $V_{IN} = 0 V \text{ or } V_{IN} = V_{DD}$ )	I <sub>IN</sub>	—	±5	μA	2
High-level output voltage ( $OV_{DD} = min, I_{OH} = -2 mA$ )	V <sub>OH</sub>	2.4	—	V	—
Low-level output voltage ( $OV_{DD}$ = min, $I_{OL}$ = 2 mA)	V <sub>OL</sub>	—	0.4	V	—

Notes:

1. Ranges listed do not meet the full range of the DC specifications of the PCI 2.2 Local Bus Specifications.

2. The symbol  $V_{IN}$ , in this case, represents the  $OV_{IN}$  symbol referenced in Table 1 and Table 2.

# 15.2 PCI/PCI-X AC Electrical Specifications

This section describes the general AC timing parameters of the PCI/PCI-X bus. Note that the clock reference CLK is represented by SYSCLK when the PCI controller is configured for synchronous mode and by PCIn\_CLK when it is configured for asynchronous mode.

### PCI/PCI-X

Figure 36 shows the PCI/PCI-X input AC timing conditions.



Figure 36. PCI/PCI-X Input AC Timing Measurement Conditions

Figure 37 shows the PCI/PCI-X output AC timing conditions.





Table 53 provides the PCI-X AC timing specifications at 66 MHz.

	Table 53	. PCI-X AC	Timing	<b>Specifications</b>	at 66	MHz
--	----------	------------	--------	-----------------------	-------	-----

Parameter	Symbol	Min	Max	Unit	Notes
SYSCLK to signal valid delay	<sup>t</sup> PCKHOV	_	3.8	ns	1, 2, 3, 7, 8
Output hold from SYSCLK	t <sub>PCKHOX</sub>	0.7		ns	1, 10
SYSCLK to output high impedance	t <sub>PCKHOZ</sub>	-	7	ns	1, 4, 8, 11
Input setup time to SYSCLK	t <sub>PCIVKH</sub>	1.7	_	ns	3, 5
Input hold time from SYSCLK	t <sub>PCIXKH</sub>	0.5	_	ns	10
REQ64 to HRESET setup time	t <sub>PCRVRH</sub>	10	_	clocks	11
HRESET to REQ64 hold time	t <sub>PCRHRX</sub>	0	50	ns	11
HRESET high to first FRAME assertion	t <sub>PCRHFV</sub>	10	_	clocks	9, 11
PCI-X initialization pattern to HRESET setup time	<sup>t</sup> PCIVRH	10	_	clocks	11

### High-Speed Serial Interfaces (HSSI)







Figure 42. Single-Ended Reference Clock Input DC Requirements

# 16.2.3 Interfacing with Other Differential Signaling Levels

- With on-chip termination to SGND\_SRDSn (xcorevss), the differential reference clocks inputs are HCSL (high-speed current steering logic) compatible DC-coupled.
- Many other low voltage differential type outputs like LVDS (low voltage differential signaling) can be used but may need to be AC-coupled due to the limited common mode input range allowed (100 to 400 mV) for DC-coupled connection.
- LVPECL outputs can produce signal with too large amplitude and may need to be DC-biased at clock driver output first, then followed with series attenuation resistor to reduce the amplitude, in addition to AC-coupling.

## NOTE

Figure 43 through Figure 46 below are for conceptual reference only. Due to the fact that clock driver chip's internal structure, output impedance, and termination requirements are different between various clock driver chip manufacturers, it is very possible that the clock circuit reference designs provided by clock driver chip vendor are different from what is shown below. They might also vary from one vendor to the other. Therefore, Freescale Semiconductor can neither provide the optimal clock driver reference circuits, nor guarantee the correctness of the following clock driver connection reference circuits. The system designer is recommended to contact the selected clock driver chip vendor for the optimal reference circuits with the SerDes reference clock receiver requirement provided in this document.

# 17 PCI Express

This section describes the DC and AC electrical specifications for the PCI Express bus of the MPC8548E.

# 17.1 <u>DC Requirements</u> for PCI Express SD\_REF\_CLK and SD\_REF\_CLK

For more information, see Section 16.2, "SerDes Reference Clocks."

# **17.2 AC Requirements for PCI Express SerDes Clocks**

Table 55 lists the AC requirements for the PCI Express SerDes clocks.

Table 55. SD_REF_CLK and SD_	REF_CLK AC Requirements
------------------------------	-------------------------

Symbol	Parameter Description	Min	Тур	Max	Unit	Notes
t <sub>REF</sub>	REFCLK cycle time	—	10	_	ns	1
t <sub>REFCJ</sub>	REFCLK cycle-to-cycle jitter. Difference in the period of any two adjacent REFCLK cycles.	—	_	100	ps	—
t <sub>REFPJ</sub>	Phase jitter. Deviation in edge location with respect to mean edge location.	-50		50	ps	_

Note:

1. Typical based on PCI Express Specification 2.0.

# 17.3 Clocking Dependencies

The ports on the two ends of a link must transmit data at a rate that is within 600 parts per million (ppm) of each other at all times. This is specified to allow bit rate clock sources with a  $\pm$ 300 ppm tolerance.

# 17.4 Physical Layer Specifications

The following is a summary of the specifications for the physical layer of PCI Express on this device. For further details as well as the specifications of the transport and data link layer see *PCI Express Base Specification. Rev. 1.0a.* 

# 17.4.1 Differential Transmitter (TX) Output

Table 56 defines the specifications for the differential output at all transmitters (TXs). The parameters are specified at the component pins.

### PCI Express

The eye diagram must be valid for any 250 consecutive UIs.

A recovered TX UI is calculated over 3500 consecutive unit intervals of sample data. The eye diagram is created using all edges of the 250 consecutive UI in the center of the 3500 UI used for calculating the TX UI.

### NOTE

The reference impedance for return loss measurements is 50. to ground for both the D+ and D– line (that is, as measured by a vector network analyzer with 50- $\Omega$  probes—see Figure 50). Note that the series capacitors, CTX, are optional for the return loss measurement.



Figure 49. Minimum Receiver Eye Timing and Voltage Compliance Specification

# 17.5.1 Compliance Test and Measurement Load

The AC timing and voltage parameters must be verified at the measurement point, as specified within 0.2 inches of the package pins, into a test/measurement load shown in Figure 50.

## NOTE

The allowance of the measurement point to be within 0.2 inches of the package pins is meant to acknowledge that package/board routing may benefit from D+ and D- not being exactly matched in length at the package pin boundary.



Figure 50. Compliance Test/Measurement Load

### Serial RapidIO

Table 60. Short Run Transmitter	AC Timing Specifications-	–2.5 GBaud
---------------------------------	---------------------------	------------

Characteristic	Symbol	Range		Unit	Nataa	
Characteristic	Symbol	Min	Max	Unit	Notes	
Output voltage	V <sub>O</sub>	-0.40	2.30	V	Voltage relative to COMMON of either signal comprising a differential pair	
Differential output voltage	V <sub>DIFFPP</sub>	500	1000	mV p-p	_	
Deterministic jitter	J <sub>D</sub>	—	0.17	UI p-p	_	
Total jitter	J <sub>T</sub>	—	0.35	UI p-p	_	
Multiple output skew	S <sub>MO</sub>	—	1000	ps	Skew at the transmitter output between lanes of a multilane link	
Unit interval	UI	400	400	ps	±100 ppm	

### Table 61. Short Run Transmitter AC Timing Specifications—3.125 GBaud

Characteristic	Symbol	Range		Unit	Notos	
Characteristic	Symbol	Min	Max	Onic	NOIES	
Output voltage	V <sub>O</sub>	-0.40	2.30	V	Voltage relative to COMMON of either signal comprising a differential pair	
Differential output voltage	V <sub>DIFFPP</sub>	500	1000	mVp-p	_	
Deterministic jitter	J <sub>D</sub>	_	0.17	UI p-p	_	
Total jitter	J <sub>T</sub>	_	0.35	UI p-p	_	
Multiple output skew	S <sub>MO</sub>		1000	ps	Skew at the transmitter output between lanes of a multilane link	
Unit interval	UI	320	320	ps	±100 ppm	

### Table 62. Long Run Transmitter AC Timing Specifications—1.25 GBaud

Characteristic	Symbol	Range		Unit	Notos	
	Symbol	Min	Max	Onic	Notes	
Output voltage	V <sub>O</sub>	-0.40	2.30	V	Voltage relative to COMMON of either signal comprising a differential pair	
Differential output voltage	V <sub>DIFFPP</sub>	800	1600	mVp-p	_	
Deterministic jitter	J <sub>D</sub>	—	0.17	UI p-p	_	
Total jitter	J <sub>T</sub>	—	0.35	UI p-p	_	
Multiple output skew	S <sub>MO</sub>	—	1000	ps	Skew at the transmitter output between lanes of a multilane link	
Unit interval	UI	800	800	ps	±100 ppm	

### Serial RapidIO

Characteristic	Symbol	Range		Unit	Natas	
Characteristic	Symbol	Min	Max	Onit	NOICES	
Output voltage	V <sub>O</sub>	-0.40	2.30	V	Voltage relative to COMMON of either signal comprising a differential pair	
Differential output voltage	V <sub>DIFFPP</sub>	800	1600	mVp-p	_	
Deterministic jitter	J <sub>D</sub>	—	0.17	UI p-p	_	
Total jitter	J <sub>T</sub>	—	0.35	UI p-p	_	
Multiple output skew	S <sub>MO</sub>	—	1000	ps	Skew at the transmitter output between lanes of a multilane link	
Unit interval	UI	400	400	ps	±100 ppm	

Table 63. Long Run Transmitter AC Timing Specifications—2.5 GBaud

### Table 64. Long Run Transmitter AC Timing Specifications—3.125 GBaud

Characteristic	Symbol	Range		Unit	Notes	
	Symbol	Min	Max	Onic	NOIES	
Output voltage	V <sub>O</sub>	-0.40	2.30	V	Voltage relative to COMMON of either signal comprising a differential pair	
Differential output voltage	V <sub>DIFFPP</sub>	800	1600	mVp-p	_	
Deterministic jitter	J <sub>D</sub>	—	0.17	UI p-p	_	
Total jitter	J <sub>T</sub>	—	0.35	UI p-p	_	
Multiple output skew	S <sub>MO</sub>	_	1000	ps	Skew at the transmitter output between lanes of a multilane link	
Unit interval	UI	320	320	ps	±100 ppm	

For each baud rate at which an LP-serial transmitter is specified to operate, the output eye pattern of the transmitter shall fall entirely within the unshaded portion of the transmitter output compliance mask shown in Figure 52 with the parameters specified in Table 65 when measured at the output pins of the device and the device is driving a  $100-\Omega \pm 5\%$  differential resistive load. The output eye pattern of an LP-serial

### Serial RapidIO

802.3ae-2002 is specified as the test pattern for use in eye pattern and jitter measurements. Annex 48B of IEEE Std. 802.3ae-2002 is recommended as a reference for additional information on jitter test methods.

# 18.9.1 Eye Template Measurements

For the purpose of eye template measurements, the effects of a single-pole high pass filter with a 3 dB point at (baud frequency)/1667 is applied to the jitter. The data pattern for template measurements is the continuous jitter test pattern (CJPAT) defined in Annex 48A of IEEE 802.3ae. All lanes of the LP-serial link shall be active in both the transmit and receive directions, and opposite ends of the links shall use asynchronous clocks. Four lane implementations shall use CJPAT as defined in Annex 48A. Single lane implementations shall use the CJPAT sequence specified in Annex 48A for transmission on lane 0. The amount of data represented in the eye shall be adequate to ensure that the bit error ratio is less than  $10^{-12}$ . The eye pattern shall be measured with AC coupling and the compliance template centered at 0 V differential. The left and right edges of the template shall be aligned with the mean zero crossing points of the measured data eye. The load for this test shall be  $100-\Omega$  resistive  $\pm 5\%$  differential to 2.5 GHz.

# 18.9.2 Jitter Test Measurements

For the purpose of jitter measurement, the effects of a single-pole high pass filter with a 3 dB point at (baud frequency)/1667 is applied to the jitter. The data pattern for jitter measurements is the Continuous Jitter test pattern (CJPAT) pattern defined in Annex 48A of IEEE 802.3ae. All lanes of the LP-serial link shall be active in both the transmit and receive directions, and opposite ends of the links shall use asynchronous clocks. Four lane implementations shall use CJPAT as defined in Annex 48A. Single lane implementations shall use the CJPAT sequence specified in Annex 48A for transmission on lane 0. Jitter shall be measured with AC coupling and at 0 V differential. Jitter measurement for the transmitter (or for calibration of a jitter tolerance setup) shall be performed with a test procedure resulting in a BER curve such as that described in Annex 48B of IEEE 802.3ae.

# 18.9.3 Transmit Jitter

Transmit jitter is measured at the driver output when terminated into a load of 100  $\Omega$  resistive ± 5% differential to 2.5 GHz.

# 18.9.4 Jitter Tolerance

Jitter tolerance is measured at the receiver using a jitter tolerance test signal. This signal is obtained by first producing the sum of deterministic and random jitter defined in Section 18.7, "Receiver Specifications," and then adjusting the signal amplitude until the data eye contacts the 6 points of the minimum eye opening of the receive template shown in Figure 54 and Table 69. Note that for this to occur, the test signal must have vertical waveform symmetry about the average value and have horizontal symmetry (including jitter) about the mean zero crossing. Eye template measurement requirements are as defined above. Random jitter is calibrated using a high pass filter with a low frequency corner at 20 MHz and a 20 dB/decade roll-off below this. The required sinusoidal jitter specified in Section 18.7, "Receiver Specifications," is then added to the signal and the test load is replaced by the receiver being tested.

Package Description

Signal	Package Pin Number	Pin Type	Power Supply	Notes	
	I <sup>2</sup> C interface			•	
IIC1_SCL	AG22	I/O	OV <sub>DD</sub>	4, 27	
IIC1_SDA	AG21	I/O	OV <sub>DD</sub>	4, 27	
IIC2_SCL	AG15	I/O	OV <sub>DD</sub>	4, 27	
IIC2_SDA	AG14	I/O	OV <sub>DD</sub>	4, 27	
SerDes					
SD_RX[0:7]	M28, N26, P28, R26, W26, Y28, AA26, AB28	I	XV <sub>DD</sub>		
SD_RX[0:7]	M27, N25, P27, R25, W25, Y27, AA25, AB27	I	XV <sub>DD</sub>	—	
SD_TX[0:7]	M22, N20, P22, R20, U20, V22, W20, Y22	0	XV <sub>DD</sub>	—	
SD_TX[0:7]	M23, N21, P23, R21, U21, V23, W21, Y23	0	XV <sub>DD</sub>	—	
SD_PLL_TPD	U28	0	XV <sub>DD</sub>	24	
SD_REF_CLK	T28	I	XV <sub>DD</sub>	3	
SD_REF_CLK	T27	I	XV <sub>DD</sub>	3	
Reserved	AC1, AC3	—	—	2	
Reserved	M26, V28	_	_	32	
Reserved	M25, V27	—	_	34	
Reserved	M20, M21, T22, T23	—	—	38	
	General-Purpose Output			·	
GPOUT[24:31]	K26, K25, H27, G28, H25, J26, K24, K23	0	BV <sub>DD</sub>	—	
	System Control				
HRESET	AG17	I	OV <sub>DD</sub>	_	
HRESET_REQ	AG16	0	OV <sub>DD</sub>	29	
SRESET	AG20	I	OV <sub>DD</sub>		
CKSTP_IN	AA9	I	OV <sub>DD</sub>	—	
CKSTP_OUT	AA8	0	OV <sub>DD</sub>	2, 4	
	Debug				
TRIG_IN	AB2	I	OV <sub>DD</sub>	—	
TRIG_OUT/READY/QUIESCE	AB1	0	OV <sub>DD</sub>	6, 9, 19, 29	
MSRCID[0:1]	AE4, AG2	0	OV <sub>DD</sub>	5, 6, 9	
MSRCID[2:4]	AF3, AF1, AF2	0	OV <sub>DD</sub>	6, 19, 29	
MDVAL	AE5	0	OV <sub>DD</sub>	6	
CLK_OUT	AE21	0	OV <sub>DD</sub>	11	

Table 71	. MPC8548E	<b>Pinout Listing</b>	(continued)
----------	------------	-----------------------	-------------

Signal	Package Pin Number	Pin Type	Power Supply	Notes		
	Clock					
RTC	AF16	I	OV <sub>DD</sub>	—		
SYSCLK	AH17	I	OV <sub>DD</sub>	—		
	JTAG					
ТСК	AG28	I	OV <sub>DD</sub>	—		
TDI	AH28	I	OV <sub>DD</sub>	12		
TDO	AF28	0	OV <sub>DD</sub>	—		
TMS	AH27	ļ	OV <sub>DD</sub>	12		
TRST	AH23	I	OV <sub>DD</sub>	12		
	DFT					
L1_TSTCLK	AC25	I	OV <sub>DD</sub>	25		
L2_TSTCLK	AE22	I	OV <sub>DD</sub>	25		
LSSD_MODE	AH20	I	OV <sub>DD</sub>	25		
TEST_SEL	AH14	I	OV <sub>DD</sub>	25		
Thermal Management						
THERM0	AG1	—	—	14		
THERM1	AH1	—	_	14		
	Power Management					
ASLEEP	AH18	0	OV <sub>DD</sub>	9, 19, 29		
	Power and Ground Signals					
GND	<ul> <li>A11, B7, B24, C1, C3, C5, C12, C15, C26, D8, D11, D16, D20, D22, E1, E5, E9, E12, E15, E17,</li> <li>F4, F26, G12, G15, G18, G21, G24, H2, H6, H8, H28, J4, J12, J15, J17, J27, K7, K9, K11, K27,</li> <li>L3, L5, L12, L16, N11, N13, N15, N17, N19, P4, P9, P12, P14, P16, P18, R11, R13, R15, R17, R19, T4, T12, T14, T16, T18, U8, U11, U13,</li> <li>U15, U17, U19, V4, V12, V18, W6, W19, Y4, Y9, Y11, Y19, AA6, AA14, AA17, AA22, AA23, AB4, AC2, AC11, AC19, AC26, AD5, AD9, AD22, AE3, AE14, AF6, AF10, AF13, AG8, AG27,</li> <li>K28, L24, L26, N24, N27, P25, R28, T24, T26,</li> <li>U24, V25, W28, Y24, Y26, AA24, AA27, AB25,</li> <li>AC28, L21, L23, N22, P20, R23, T21, U22, V20, W23, Y21, U27</li> </ul>		_	_		
OV <sub>DD</sub>	V16, W11, W14, Y18, AA13, AA21, AB11, AB17, AB24, AC4, AC9, AC21, AD6, AD13, AD17, AD19, AE10, AE8, AE24, AF4, AF12, AF22, AF27, AG26	Power for PCI and other standards (3.3 V)	OV <sub>DD</sub>	—		

Package Description

Table 72	. MPC8547E	<b>Pinout Listing</b>	(continued)
----------	------------	-----------------------	-------------

Signal	Package Pin Number	Pin Type	Power Supply	Notes
IRQ[0:7]	AG23, AF18, AE18, AF20, AG18, AF17, AH24, AE20	I	OV <sub>DD</sub>	_
IRQ[8]	AF19	I	OV <sub>DD</sub>	—
IRQ[9]/DMA_DREQ3	AF21	I	OV <sub>DD</sub>	1
IRQ[10]/DMA_DACK3	AE19	I/O	OV <sub>DD</sub>	1
IRQ[11]/DMA_DDONE3	AD20	I/O	OV <sub>DD</sub>	1
IRQ_OUT	AD18	0	OV <sub>DD</sub>	2, 4
	Ethernet Management Interface			•
EC_MDC	AB9	0	OV <sub>DD</sub>	5, 9
EC_MDIO	AC8	I/O	OV <sub>DD</sub>	—
	Gigabit Reference Clock		•	
EC_GTX_CLK125	V11	I	LV <sub>DD</sub>	—
Th	ree-Speed Ethernet Controller (Gigabit Ethern	et 1)		
TSEC1_RXD[7:0]	R5, U1, R3, U2, V3, V1, T3, T2	I	LV <sub>DD</sub>	—
TSEC1_TXD[7:0]	T10, V7, U10, U5, U4, V6, T5, T8	0	LV <sub>DD</sub>	5, 9
TSEC1_COL	R4	I	LV <sub>DD</sub>	—
TSEC1_CRS	V5	I/O	LV <sub>DD</sub>	20
TSEC1_GTX_CLK	U7	0	LV <sub>DD</sub>	—
TSEC1_RX_CLK	U3	I	LV <sub>DD</sub>	—
TSEC1_RX_DV	V2	I	LV <sub>DD</sub>	—
TSEC1_RX_ER	T1	I	LV <sub>DD</sub>	—
TSEC1_TX_CLK	Т6	I	LV <sub>DD</sub>	—
TSEC1_TX_EN	U9	0	LV <sub>DD</sub>	30
TSEC1_TX_ER	Τ7	0	LV <sub>DD</sub>	—
Th	ree-Speed Ethernet Controller (Gigabit Ethern	et 2)		
TSEC2_RXD[7:0]	P2, R2, N1, N2, P3, M2, M1, N3	I	LV <sub>DD</sub>	—
TSEC2_TXD[7:0]	N9, N10, P8, N7, R9, N5, R8, N6	0	LV <sub>DD</sub>	5, 9, 33
TSEC2_COL	P1	I	LV <sub>DD</sub>	—
TSEC2_CRS	R6	I/O	LV <sub>DD</sub>	20
TSEC2_GTX_CLK	P6	0	LV <sub>DD</sub>	—
TSEC2_RX_CLK	N4	I	LV <sub>DD</sub>	—
TSEC2_RX_DV	P5	I	LV <sub>DD</sub>	—
TSEC2_RX_ER	R1	I	LV <sub>DD</sub>	—
TSEC2_TX_CLK	P10	I	LV <sub>DD</sub>	—
TSEC2_TX_EN	P7	0	LV <sub>DD</sub>	30

Package Description

Signal	Package Pin Number	Pin Type	Power Supply	Notes
PCI1_TRDY	AG11	I/O	OV <sub>DD</sub>	2
PCI1_REQ[4:1]	AH2, AG4, AG3, AH4	ļ	OV <sub>DD</sub>	—
PCI1_REQ0	AH3	I/O	OV <sub>DD</sub>	—
PCI1_CLK	AH26	I	OV <sub>DD</sub>	39
PCI1_DEVSEL	AH11	I/O	OV <sub>DD</sub>	2
PCI1_FRAME	AE11	I/O	OV <sub>DD</sub>	2
PCI1_IDSEL	AG9	I	OV <sub>DD</sub>	—
cfg_pci1_width	AF14	I/O	OV <sub>DD</sub>	112
Reserved	V15	_	_	110
Reserved	AE28	_	_	2
Reserved	AD26	_	_	110
Reserved	AD25	_	_	110
Reserved	AE26	_	_	110
cfg_pci1_clk	AG24	I	OV <sub>DD</sub>	5
Reserved	AF25	_	_	101
Reserved	AE25	_	_	110
Reserved	AG25	_	_	110
Reserved	AD24	_	_	110
Reserved	AF24	_	_	110
Reserved	AD27	_	_	110
Reserved	AD28, AE27, W17, AF26	_	_	110
Reserved	AH25	_	_	110
	DDR SDRAM Memory Interface			
MDQ[0:63]	L18, J18, K14, L13, L19, M18, L15, L14, A17, B17, A13, B12, C18, B18, B13, A12, H18, F18, J14, F15, K19, J19, H16, K15, D17, G16, K13, D14, D18, F17, F14, E14, A7, A6, D5, A4, C8, D7, B5, B4, A2, B1, D1, E4, A3, B2, D2, E3, F3, G4, J5, K5, F6, G5, J6, K4, J1, K2, M5, M3, J3, J2, L1, M6	I/O	GV <sub>DD</sub>	_
MECC[0:7]	H13, F13, F11, C11, J13, G13, D12, M12	I/O	GV <sub>DD</sub>	—
MDM[0:8]	M17, C16, K17, E16, B6, C4, H4, K1, E13	0	GV <sub>DD</sub>	
MDQS[0:8]	M15, A16, G17, G14, A5, D3, H1, L2, C13	I/O	GV <sub>DD</sub>	_
MDQS[0:8]	L17, B16, J16, H14, C6, C2, H3, L4, D13	I/O	GV <sub>DD</sub>	
MA[0:15]	A8, F9, D9, B9, A9, L10, M10, H10, K10, G10, B8, E10, B10, G6, A10, L11	0	GV <sub>DD</sub>	—
MBA[0:2]	F7, J7, M11	0	GV <sub>DD</sub>	_

### Table 74. MPC8543E Pinout Listing (continued)

Characteristic	JEDEC Board	Symbol	Value	Unit	Notes
Die junction-to-board	N/A	$R_{ extsf{ heta}JB}$	5	°C/W	3
Die junction-to-case	N/A	$R_{ ext{ heta}JC}$	0.8	°C/W	4

Table 85. Package Thermal Characteristics for FC-PBGA (continued)

Notes:

- 1. Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, airflow, power dissipation of other components on the board, and board thermal resistance.
- 2. Per JEDEC JESD51-6 with the board (JESD51-7) horizontal.
- 3. Thermal resistance between the die and the printed circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.
- 4. Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1). The cold plate temperature is used for the case temperature, measured value includes the thermal resistance of the interface layer.

# 21.3 Heat Sink Solution

Every system application has different conditions that the thermal management solution must solve. As such, providing a recommended heat sink has not been found to be very useful. When a heat sink is chosen, give special consideration to the mounting technique. Mounting the heat sink to the printed-circuit board is the recommended procedure using a maximum of 10 lbs force (45 Newtons) perpendicular to the package and board. Clipping the heat sink to the package is not recommended.

# 22 System Design Information

This section provides electrical design recommendations for successful application of the device.

# 22.1 System Clocking

This device includes five PLLs, as follows:

- 1. The platform PLL generates the platform clock from the externally supplied SYSCLK input. The frequency ratio between the platform and SYSCLK is selected using the platform PLL ratio configuration bits as described in Section 20.2, "CCB/SYSCLK PLL Ratio."
- 2. The e500 core PLL generates the core clock as a slave to the platform clock. The frequency ratio between the e500 core clock and the platform clock is selected using the e500 PLL ratio configuration bits as described in Section 20.3, "e500 Core PLL Ratio."
- 3. The PCI PLL generates the clocking for the PCI bus.
- 4. The local bus PLL generates the clock for the local bus.
- 5. There is a PLL for the SerDes block.

# 22.2 PLL Power Supply Filtering

Each of the PLLs listed above is provided with power through independent power supply pins (AV<sub>DD</sub>\_PLAT, AV<sub>DD</sub>\_CORE, AV<sub>DD</sub>\_PCI, AV<sub>DD</sub>\_LBIU, and AV<sub>DD</sub>\_SRDS, respectively). The AV<sub>DD</sub>

### System Design Information

level must always be equivalent to  $V_{DD}$ , and preferably these voltages are derived directly from  $V_{DD}$  through a low frequency filter scheme such as the following.

There are a number of ways to reliably provide power to the PLLs, but the recommended solution is to provide independent filter circuits per PLL power supply as illustrated in Figure 57, one to each of the  $AV_{DD}$  pins. By providing independent filters to each PLL the opportunity to cause noise injection from one PLL to the other is reduced.

This circuit is intended to filter noise in the PLLs resonant frequency range from a 500 kHz to 10 MHz range. It must be built with surface mount capacitors with minimum Effective Series Inductance (ESL). Consistent with the recommendations of Dr. Howard Johnson in *High Speed Digital Design: A Handbook of Black Magic* (Prentice Hall, 1993), multiple small capacitors of equal value are recommended over a single large value capacitor.

Each circuit must be placed as close as possible to the specific  $AV_{DD}$  pin being supplied to minimize noise coupled from nearby circuits. It must be routed directly from the capacitors to the  $AV_{DD}$  pin, which is on the periphery of the footprint, without the inductance of vias.

Figure 57 through Figure 59 shows the PLL power supply filter circuits.



Figure 57. PLL Power Supply Filter Circuit with PLAT Pins



Figure 58. PLL Power Supply Filter Circuit with CORE Pins



Figure 59. PLL Power Supply Filter Circuit with PCI/LBIU Pins

The AV<sub>DD</sub>\_SRDS signal provides power for the analog portions of the SerDes PLL. To ensure stability of the internal clock, the power supplied to the PLL is filtered using a circuit similar to the one shown in following figure. For maximum effectiveness, the filter circuit is placed as closely as possible to the AV<sub>DD</sub>\_SRDS ball to ensure it filters out as much noise as possible. The ground connection must be near the AV<sub>DD</sub>\_SRDS ball. The 0.003- $\mu$ F capacitor is closest to the ball, followed by the two 2.2  $\mu$ F capacitors, and finally the 1  $\Omega$  resistor to the board supply plane. The capacitors are connected from AV<sub>DD</sub>\_SRDS to

# 23.2 Part Marking

Parts are marked as the example shown in Figure 64.



### Notes:

TWLYYWW is final test traceability code. MMMMM is 5 digit mask number. CCCCC is the country of assembly. This space is left blank if parts are assembled in the United States. YWWLAZ is assembly traceability code.

### Figure 64. Part Marking for CBGA and PBGA Device