

Welcome to **E-XFL.COM**

Understanding Embedded - Microprocessors

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

Applications of Embedded - Microprocessors

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

Details	
Product Status	Obsolete
Core Processor	PowerPC e500
Number of Cores/Bus Width	1 Core, 32-Bit
Speed	1.333GHz
Co-Processors/DSP	Signal Processing; SPE, Security; SEC
RAM Controllers	DDR, DDR2, SDRAM
Graphics Acceleration	No
Display & Interface Controllers	-
Ethernet	10/100/1000Mbps (4)
SATA	-
USB	-
Voltage - I/O	1.8V, 2.5V, 3.3V
Operating Temperature	0°C ~ 105°C (TA)
Security Features	Cryptography, Random Number Generator
Package / Case	783-BBGA, FCBGA
Supplier Device Package	783-FCBGA (29x29)
Purchase URL	https://www.e-xfl.com/pro/item?MUrl=&PartUrl=mpc8548evtaujb

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

- VRRP and HSRP support for seamless router fail-over
- Up to 16 exact-match MAC addresses supported
- Broadcast address (accept/reject)
- Hash table match on up to 512 multicast addresses
- Promiscuous mode
- Buffer descriptors backward compatible with MPC8260 and MPC860T 10/100 Ethernet programming models
- RMON statistics support
- 10-Kbyte internal transmit and 2-Kbyte receive FIFOs
- MII management interface for control and status
- Ability to force allocation of header information and buffer descriptors into L2 cache

• OCeaN switch fabric

- Full crossbar packet switch
- Reorders packets from a source based on priorities
- Reorders packets to bypass blocked packets
- Implements starvation avoidance algorithms
- Supports packets with payloads of up to 256 bytes

• Integrated DMA controller

- Four-channel controller
- All channels accessible by both the local and remote masters
- Extended DMA functions (advanced chaining and striding capability)
- Support for scatter and gather transfers
- Misaligned transfer capability
- Interrupt on completed segment, link, list, and error
- Supports transfers to or from any local memory or I/O port
- Selectable hardware-enforced coherency (snoop/no snoop)
- Ability to start and flow control each DMA channel from external 3-pin interface
- Ability to launch DMA from single write transaction

• Two PCI/PCI-X controllers

- PCI 2.2 and PCI-X 1.0 compatible
- One 32-/64-bit PCI/PCI-X port with support for speeds of up to 133 MHz (maximum PCI-X frequency in synchronous mode is 110 MHz)
- One 32-bit PCI port with support for speeds from 16 to 66 MHz (available when the other port is in 32-bit mode)
- Host and agent mode support
- 64-bit dual address cycle (DAC) support
- PCI-X supports multiple split transactions
- Supports PCI-to-memory and memory-to-PCI streaming

MPC8548E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 9

- Single inbound doorbell message structure
- Facility to accept port-write messages
- PCI Express interface
 - PCI Express 1.0a compatible
 - Supports x8,x4,x2, and x1 link widths
 - Auto-detection of number of connected lanes
 - Selectable operation as root complex or endpoint
 - Both 32- and 64-bit addressing
 - 256-byte maximum payload size
 - Virtual channel 0 only
 - Traffic class 0 only
 - Full 64-bit decode with 32-bit wide windows
- Pin multiplexing for the high-speed I/O interfaces supports one of the following configurations:
 - 8 PCI Express
 - 4 PCI Express and 4 serial RapidIO
- Power management
 - Supports power saving modes: doze, nap, and sleep
 - Employs dynamic power management, which automatically minimizes power consumption of blocks when they are idle
- System performance monitor
 - Supports eight 32-bit counters that count the occurrence of selected events
 - Ability to count up to 512 counter-specific events
 - Supports 64 reference events that can be counted on any of the eight counters
 - Supports duration and quantity threshold counting
 - Burstiness feature that permits counting of burst events with a programmable time between bursts
 - Triggering and chaining capability
 - Ability to generate an interrupt on overflow
- System access port
 - Uses JTAG interface and a TAP controller to access entire system memory map
 - Supports 32-bit accesses to configuration registers
 - Supports cache-line burst accesses to main memory
 - Supports large block (4-Kbyte) uploads and downloads
 - Supports continuous bit streaming of entire block for fast upload and download
- JTAG boundary scan, designed to comply with IEEE Std. 1149.1TM

MPC8548E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 9

21

Table 13 provides the recommended operating conditions for the DDR SDRAM controller when $GV_{DD}(typ) = 2.5 \text{ V}$.

Table 13. DDR SDRAM DC Electrical Characteristics for GV_{DD}(typ) = 2.5 V

Parameter/Condition	Symbol	Min	Max	Unit	Notes
I/O supply voltage	GV _{DD}	2.375	2.625	V	1
I/O reference voltage	MV _{REF}	$0.49 \times \text{GV}_{\text{DD}}$	$0.51 \times \text{GV}_{\text{DD}}$	V	2
I/O termination voltage	V _{TT}	MV _{REF} - 0.04	MV _{REF} + 0.04	V	3
Input high voltage	V _{IH}	MV _{REF} + 0.15	GV _{DD} + 0.3	V	_
Input low voltage	V _{IL}	-0.3	MV _{REF} - 0.15	V	_
Output leakage current	l _{OZ}	-50	50	μА	4
Output high current (V _{OUT} = 1.95 V)	I _{OH}	-16.2	_	mA	_
Output low current (V _{OUT} = 0.35 V)	I _{OL}	16.2	_	mA	_

Notes:

- 1. GV_{DD} is expected to be within 50 mV of the DRAM V_{DD} at all times.
- 2. MV_{REF} is expected to be equal to $0.5 \times GV_{DD}$, and to track GV_{DD} DC variations as measured at the receiver. Peak-to-peak noise on MV_{REF} may not exceed $\pm 2\%$ of the DC value.
- 3. V_{TT} is not applied directly to the device. It is the supply to which far end signal termination is made and is expected to be equal to MV_{REF}. This rail must track variations in the DC level of MV_{REF}.
- 4. Output leakage is measured with all outputs disabled, 0 V \leq V_{OUT} \leq GV_{DD}.

Table 14 provides the DDR I/O capacitance when $GV_{DD}(typ) = 2.5 \text{ V}$.

Table 14. DDR SDRAM Capacitance for GV_{DD}(typ) = 2.5 V

Parameter/Condition	Symbol	Min	Max	Unit	Notes
Input/output capacitance: DQ, DQS	C _{IO}	6	8	pF	1
Delta input/output capacitance: DQ, DQS	C _{DIO}	_	0.5	pF	1

Note:

1. This parameter is sampled. $GV_{DD} = 2.5 \text{ V} \pm 0.125 \text{ V}$, f = 1 MHz, $T_A = 25^{\circ}\text{C}$, $V_{OUT} = GV_{DD}/2$, V_{OUT} (peak-to-peak) = 0.2 V.

This table provides the current draw characteristics for MV_{REF}.

Table 15. Current Draw Characteristics for MV_{REF}

Parameter/Condition	Symbol	Min	Max	Unit	Notes
Current draw for MV _{REF}	I _{MVREF}		500	μΑ	1

Note:

1. The voltage regulator for MV_{REF} must be able to supply up to 500 μ A current.

6.2.2 DDR SDRAM Output AC Timing Specifications

Table 19. DDR SDRAM Output AC Timing Specifications

At recommended operating conditions.

Parameter	Symbol ¹	Min	Max	Unit	Notes
MCK[n] cycle time, MCK[n]/MCK[n] crossing	t _{MCK}	3.75	6	ns	2
ADDR/CMD output setup with respect to MCK 533 MHz 400 MHz 333 MHz	^t DDKHAS	1.48 1.95 2.40	_ _ _ _	ns	3
ADDR/CMD output hold with respect to MCK 533 MHz 400 MHz 333 MHz	t _{DDKHAX}	1.48 1.95 2.40	_ _ _	ns	3
MCS[n] output setup with respect to MCK 533 MHz 400 MHz 333 MHz	^t DDKHCS	1.48 1.95 2.40	_ _ _	ns	3
MCS[n] output hold with respect to MCK 533 MHz 400 MHz 333 MHz	^t DDKHCX	1.48 1.95 2.40	_ _ _	ns	3
MCK to MDQS Skew	t _{DDKHMH}	-0.6	0.6	ns	4
MDQ/MECC/MDM output setup with respect to MDQS 533 MHz 400 MHz 333 MHz	^t DDKHDS, ^t DDKLDS	538 700 900	_ _ _ _	ps	5
MDQ/MECC/MDM output hold with respect to MDQS 533 MHz 400 MHz 333 MHz	^t DDKHDX, ^t DDKLDX	538 700 900	_ _ _ _	ps	5
MDQS preamble start	t _{DDKHMP}	$-0.5 \times t_{MCK} - 0.6$	$-0.5 \times t_{MCK} + 0.6$	ns	6

DUART

7 DUART

This section describes the DC and AC electrical specifications for the DUART interface of the device.

7.1 DUART DC Electrical Characteristics

This table provides the DC electrical characteristics for the DUART interface.

Table 20. DUART DC Electrical Characteristics

Parameter	Symbol	Min	Max	Unit
High-level input voltage	V _{IH}	2	OV _{DD} + 0.3	V
Low-level input voltage	V _{IL}	-0.3	0.8	V
Input current $(V_{IN}^1 = 0 \text{ V or } V_{IN} = V_{DD})$	I _{IN}	_	±5	μА
High-level output voltage (OV _{DD} = min, I _{OH} = -2 mA)	V _{OH}	2.4	_	V
Low-level output voltage (OV _{DD} = min, I _{OL} = 2 mA)	V _{OL}	_	0.4	V

Note:

7.2 DUART AC Electrical Specifications

This table provides the AC timing parameters for the DUART interface.

Table 21. DUART AC Timing Specifications

Parameter	Value	Unit	Notes
Minimum baud rate	f _{CCB} /1,048,576	baud	1, 2
Maximum baud rate	f _{CCB} /16	baud	1, 2, 3
Oversample rate	16	_	1, 4

Notes:

- 1. Guaranteed by design.
- 2. f_{CCB} refers to the internal platform clock.
- 3. Actual attainable baud rate is limited by the latency of interrupt processing.
- 4. The middle of a start bit is detected as the 8th sampled 0 after the 1-to-0 transition of the start bit. Subsequent bit values are sampled each 16th sample.

MPC8548E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 9

^{1.} Note that the symbol V_{IN}, in this case, represents the OV_{IN} symbol referenced in Table 1 and Table 2.

Enhanced Three-Speed Ethernet (eTSEC)

Figure 13 shows the MII receive AC timing diagram.




Figure 13. MII Receive AC Timing Diagram

8.2.4 TBI AC Timing Specifications

This section describes the TBI transmit and receive AC timing specifications.

8.2.4.1 TBI Transmit AC Timing Specifications

This table provides the TBI transmit AC timing specifications.

Parameter/Condition	Symbol ¹	Min	Тур	Max	Unit
TCG[9:0] setup time GTX_CLK going high	t _{TTKHDV}	2.0	_	_	ns
TCG[9:0] hold time from GTX_CLK going high	t _{TTKHDX}	1.0	_	_	ns
GTX_CLK rise (20%-80%)	t _{TTXR} ²	_	_	1.0	ns
GTX_CLK fall time (80%–20%)	t _{TTXF} ²	_	_	1.0	ns

Table 30. TBI Transmit AC Timing Specifications

Notes:

34

- 1. The symbols used for timing specifications follow the pattern of t_{(first two letters of functional block)(signal)(state)} for inputs and t_(first two letters of functional block)(reference)(state)(signal)(state)</sub> for outputs. For example, t_{TTKHDV} symbolizes the TBI transmit timing (TT) with respect to the time from t_{TTX} (K) going high (H) until the referenced data signals (D) reach the valid state (V) or setup time. Also, t_{TTKHDX} symbolizes the TBI transmit timing (TT) with respect to the time from t_{TTX} (K) going high (H) until the referenced data signals (D) reach the invalid state (X) or hold time. Note that, in general, the clock reference symbol representation is based on three letters representing the clock of a particular functional. For example, the subscript of t_{TTX} represents the TBI (T) transmit (TX) clock. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).
- 2. Guaranteed by design.

Table 41 describes the timing parameters of the local bus interface at $BV_{DD} = 2.5 \text{ V}$.

Table 41. Local Bus Timing Parameters (BV_{DD} = 2.5 V)—PLL Enabled

Parameter	Symbol ¹	Min	Max	Unit	Notes
Local bus cycle time	t _{LBK}	7.5	12	ns	2
Local bus duty cycle	t _{LBKH} /t _{LBK}	43	57	%	_
LCLK[n] skew to LCLK[m] or LSYNC_OUT	t _{LBKSKEW}	_	150	ps	7, 8
Input setup to local bus clock (except LGTA/UPWAIT)	t _{LBIVKH1}	1.9	_	ns	3, 4
LGTA/LUPWAIT input setup to local bus clock	t _{LBIVKH2}	1.8	_	ns	3, 4
Input hold from local bus clock (except \overline{LGTA}/LUPWAIT)	t _{LBIXKH1}	1.1	_	ns	3, 4
LGTA/LUPWAIT input hold from local bus clock	t _{LBIXKH2}	1.1	_	ns	3, 4
LALE output transition to LAD/LDP output transition (LATCH hold time)	t _{LBOTOT}	1.5	_	ns	6
Local bus clock to output valid (except LAD/LDP and LALE)	t _{LBKHOV1}	_	2.1	ns	_
Local bus clock to data valid for LAD/LDP	t _{LBKHOV2}	_	2.3	ns	3
Local bus clock to address valid for LAD	t _{LBKHOV3}	_	2.4	ns	3
Local bus clock to LALE assertion	t _{LBKHOV4}	_	2.4	ns	3
Output hold from local bus clock (except LAD/LDP and LALE)	t _{LBKHOX1}	0.8	_	ns	3
Output hold from local bus clock for LAD/LDP	t _{LBKHOX2}	0.8	_	ns	3
Local bus clock to output high Impedance (except LAD/LDP and LALE)	t _{LBKHOZ1}	_	2.6	ns	5
Local bus clock to output high impedance for LAD/LDP	t _{LBKHOZ2}	_	2.6	ns	5

Notes:

- 1. The symbols used for timing specifications follow the pattern of t_(first two letters of functional block)(signal)(state)(reference)(state) for inputs and t_(first two letters of functional block)(reference)(state)(signal)(state) for outputs. For example, t_{LBIXKH1} symbolizes local bus timing (LB) for the input (I) to go invalid (X) with respect to the time the t_{LBK} clock reference (K) goes high (H), in this case for clock one (1). Also, t_{LBKHOX} symbolizes local bus timing (LB) for the t_{LBK} clock reference (K) to go high (H), with respect to the output (O) going invalid (X) or output hold time.
- 2. All timings are in reference to LSYNC IN for PLL enabled and internal local bus clock for PLL bypass mode.
- 3. All signals are measured from $BV_{DD}/2$ of the rising edge of LSYNC_IN for PLL enabled or internal local bus clock for PLL bypass mode to $0.4 \times BV_{DD}$ of the signal in question for 3.3-V signaling levels.
- 4. Input timings are measured at the pin.
- 5. For purposes of active/float timing measurements, the Hi-Z or off state is defined to be when the total current delivered through the component pin is less than or equal to the leakage current specification.
- 6. t_{LBOTOT} is a measurement of the minimum time between the negation of LALE and any change in LAD. t_{LBOTOT} is programmed with the LBCR[AHD] parameter.
- 7. Maximum possible clock skew between a clock LCLK[m] and a relative clock LCLK[n]. Skew measured between complementary signals at BV_{DD}/2.
- 8. Guaranteed by design.

Figure 22 provides the AC test load for the local bus.




Figure 22. Local Bus AC Test Load

MPC8548E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 9

Table 53. PCI-X AC Timing Specifications at 66 MHz (continued)

Parameter	Symbol	Min	Max	Unit	Notes
HRESET to PCI-X initialization pattern hold time	t _{PCRHIX}	0	50	ns	6, 11

Notes:

- 1. See the timing measurement conditions in the PCI-X 1.0a Specification.
- 2. Minimum times are measured at the package pin (not the test point). Maximum times are measured with the test point and load circuit.
- 3. Setup time for point-to-point signals applies to REQ and GNT only. All other signals are bused.
- 4. For purposes of active/float timing measurements, the Hi-Z or off state is defined to be when the total current delivered through the component pin is less than or equal to the leakage current specification.
- 5. Setup time applies only when the device is not driving the pin. Devices cannot drive and receive signals at the same time.
- 6. Maximum value is also limited by delay to the first transaction (time for <u>HRESET</u> high to first configuration access, t_{PCRHFV}). The PCI-X initialization pattern control signals after the rising edge of <u>HRESET</u> must be negated no later than two clocks before the first FRAME and must be floated no later than one clock before FRAME is asserted.
- 7. A PCI-X device is permitted to have the minimum values shown for t_{PCKHOV} and t_{CYC} only in PCI-X mode. In conventional mode, the device must meet the requirements specified in PCI 2.2 for the appropriate clock frequency.
- 8. Device must meet this specification independent of how many outputs switch simultaneously.
- 9. The timing parameter t_{PCRHFV} is a minimum of 10 clocks rather than the minimum of 5 clocks in the *PCI-X 1.0a Specification*. 10.Guaranteed by characterization.
- 11. Guaranteed by design.

This table provides the PCI-X AC timing specifications at 133 MHz. Note that the maximum PCI-X frequency in synchronous mode is 110 MHz.

Table 54. PCI-X AC Timing Specifications at 133 MHz

Parameter	Symbol	Min	Max	Unit	Notes
SYSCLK to signal valid delay	^t PCKHOV	_	3.8	ns	1, 2, 3, 7, 8
Output hold from SYSCLK	t _{PCKHOX}	0.7	_	ns	1, 11
SYSCLK to output high impedance	t _{PCKHOZ}	_	7	ns	1, 4, 8, 12
Input setup time to SYSCLK	t _{PCIVKH}	1.2	_	ns	3, 5, 9, 11
Input hold time from SYSCLK	t _{PCIXKH}	0.5	_	ns	11
REQ64 to HRESET setup time	t _{PCRVRH}	10	_	clocks	12
HRESET to REQ64 hold time	t _{PCRHRX}	0	50	ns	12
HRESET high to first FRAME assertion	t _{PCRHFV}	10	_	clocks	10, 12
PCI-X initialization pattern to HRESET setup time	^t PCIVRH	10	_	clocks	12

PCI Express

Table 56. Differential Transmitter (TX) Output Specifications

Symbol	Parameter	Min	Nom	Max	Unit	Comments
UI	Unit interval	399.88	400	400.12	ps	Each UI is 400 ps ± 300 ppm. UI does not account for spread spectrum clock dictated variations. See Note 1.
V _{TX-DIFFp-p}	Differential peak-to-peak output voltage	0.8	_	1.2	V	$V_{TX-DIFFp-p} = 2 \times V_{TX-D+} - V_{TX-D-} $. See Note 2.
V _{TX-DE-RATIO}	De- emphasized differential output voltage (ratio)	-3.0	-3.5	-4.0	dB	Ratio of the $V_{TX-DIFFp-p}$ of the second and following bits after a transition divided by the $V_{TX-DIFFp-p}$ of the first bit after a transition. See Note 2.
T _{TX-EYE}	Minimum TX eye width	0.70	_	_	UI	The maximum transmitter jitter can be derived as $T_{TX-MAX-JITTER} = 1 - T_{TX-EYE} = 0.3$ UI. See Notes 2 and 3.
T _{TX-EYE-MEDIAN-to-} MAX-JITTER	Maximum time between the jitter median and maximum deviation from the median.	_	-	0.15	UI	Jitter is defined as the measurement variation of the crossing points ($V_{TX-DIFFp-p} = 0$ V) in relation to a recovered TX UI. A recovered TX UI is calculated over 3500 consecutive unit intervals of sample data. Jitter is measured using all edges of the 250 consecutive UI in the center of the 3500 UI used for calculating the TX UI. See Notes 2 and 3.
T _{TX-RISE} , T _{TX-FALL}	D+/D-TX output rise/fall time	0.125	_	_	UI	See Notes 2 and 5.
V _{TX-CM-ACp}	RMS AC peak common mode output voltage	_	_	20	mV	$\begin{split} &V_{\text{TX-CM-ACp}} = \text{RMS}(V_{\text{TXD+}} + V_{\text{TXD-}} /2 - \\ &V_{\text{TX-CM-DC}}) \\ &V_{\text{TX-CM-DC}} = \text{DC}_{(\text{avg})} \text{ of } V_{\text{TX-D+}} + V_{\text{TX-D-}} /2. \\ &\text{See Note 2}. \end{split}$
VTX-CM-DC-ACTIVE- IDLE-DELTA	Absolute delta of dc common mode voltage during L0 and electrical idle	0	_	100	mV	$\begin{split} & V_{TX\text{-}CM\text{-}DC} \text{ (during L0)} + V_{TX\text{-}CM\text{-}Idle\text{-}DC} \text{ (during electrical idle)} \leq 100 \text{ mV} \\ &V_{TX\text{-}CM\text{-}DC} = DC_{(avg)} \text{ of } V_{TX\text{-}D+} + V_{TX\text{-}D-} /2 \text{ [L0]} \\ &V_{TX\text{-}CM\text{-}Idle\text{-}DC} = DC_{(avg)} \text{ of } V_{TX\text{-}D+} + V_{TX\text{-}D-} /2 \\ &\text{[electrical idle]} \\ &\text{See Note 2.} \end{split}$
VTX-CM-DC-LINE-DELTA	Absolute delta of DC common mode between D+ and D-	0	_	25	mV	$\begin{split} V_{TX\text{-}CM\text{-}DC\text{-}D\text{+}} - V_{TX\text{-}CM\text{-}DC\text{-}D\text{-}} &\leq 25 \text{ mV} \\ V_{TX\text{-}CM\text{-}DC\text{-}D\text{+}} &= DC_{(avg)} \text{ of } V_{TX\text{-}D\text{+}} \\ V_{TX\text{-}CM\text{-}DC\text{-}D\text{-}} &= DC_{(avg)} \text{ of } V_{TX\text{-}D\text{-}} . \\ \text{See Note 2}. \end{split}$
V _{TX-IDLE-DIFFp}	Electrical idle differential peak output voltage	0	_	20	mV	$V_{TX-IDLE-DIFFp} = V_{TX-IDLE-D+} - V_{TX-IDLE-D-} $ $\leq 20 \text{ mV}.$ See Note 2.
V _{TX-RCV-DETECT}	The amount of voltage change allowed during receiver detection	_	_	600	mV	The total amount of voltage change that a transmitter can apply to sense whether a low impedance receiver is present. See Note 6.

MPC8548E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 9

Table 56. Differential Transmitter (TX) Output Specifications (continued)

Symbol	Parameter	Min	Nom	Max	Unit	Comments
T _{crosslink}	Crosslink random timeout	0	_	1	ms	This random timeout helps resolve conflicts in crosslink configuration by eventually resulting in only one downstream and one upstream port. See Note 7.

Notes:

- 1. No test load is necessarily associated with this value.
- 2. Specified at the measurement point into a timing and voltage compliance test load as shown in Figure 50 and measured over any 250 consecutive TX UIs. (Also see the transmitter compliance eye diagram shown in Figure 48.)
- 3. A T_{TX-EYE} = 0.70 UI provides for a total sum of deterministic and random jitter budget of T_{TX-JITTER-MAX} = 0.30 UI for the transmitter collected over any 250 consecutive TX UIs. The T_{TX-EYE-MEDIAN-to-MAX-JITTER} median is less than half of the total TX jitter budget collected over any 250 consecutive TX UIs. Note that the median is not the same as the mean. The jitter median describes the point in time where the number of jitter points on either side is approximately equal as opposed to the averaged time value.
- 4. The transmitter input impedance shall result in a differential return loss greater than or equal to 12 dB and a common mode return loss greater than or equal to 6 dB over a frequency range of 50 MHz to 1.25 GHz. This input impedance requirement applies to all valid input levels. The reference impedance for return loss measurements is 50 Ω to ground for both the D+ and D- line (that is, as measured by a vector network analyzer with 50- Ω probes—see Figure 50). Note that the series capacitors C_{TX} is optional for the return loss measurement.
- 5. Measured between 20%-80% at transmitter package pins into a test load as shown in Figure 50 for both V_{TX-D+} and V_{TX-D-}.
- 6. See Section 4.3.1.8 of the PCI Express Base Specifications Rev 1.0a.
- 7. See Section 4.2.6.3 of the PCI Express Base Specifications Rev 1.0a.
- 8. MPC8548E SerDes transmitter does not have CTX built in. An external AC coupling capacitor is required.

17.4.2 Transmitter Compliance Eye Diagrams

The TX eye diagram in Figure 48 is specified using the passive compliance/test measurement load (see Figure 50) in place of any real PCI Express interconnect +RX component.

There are two eye diagrams that must be met for the transmitter. Both eye diagrams must be aligned in time using the jitter median to locate the center of the eye diagram. The different eye diagrams differ in voltage depending whether it is a transition bit or a de-emphasized bit. The exact reduced voltage level of the de-emphasized bit is always relative to the transition bit.

The eye diagram must be valid for any 250 consecutive UIs.

A recovered TX UI is calculated over 3500 consecutive unit intervals of sample data. The eye diagram is created using all edges of the 250 consecutive UI in the center of the 3500 UI used for calculating the TX UI.

NOTE

It is recommended that the recovered TX UI is calculated using all edges in the 3500 consecutive UI interval with a fit algorithm using a minimization merit function (for example, least squares and median deviation fits).

MPC8548E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 9

Table 63. Long Run Transmitter AC Timing Specifications—2.5 GBaud

Characteristic	Symbol	Range		Unit	Notes
Characteristic	Symbol	Min	Max	Oilit	Notes
Output voltage	V _O	-0.40	2.30	V	Voltage relative to COMMON of either signal comprising a differential pair
Differential output voltage	V _{DIFFPP}	800	1600	mVp-p	_
Deterministic jitter	J _D	_	0.17	UI p-p	_
Total jitter	J _T	_	0.35	UI p-p	_
Multiple output skew	S _{MO}	_	1000	ps	Skew at the transmitter output between lanes of a multilane link
Unit interval	UI	400	400	ps	±100 ppm

Table 64. Long Run Transmitter AC Timing Specifications—3.125 GBaud

Characteristic	Symbol	Rai	nge	Unit	Notes
Characteristic	Symbol	Min	Max	Oilit	Notes
Output voltage	V _O	-0.40	2.30	V	Voltage relative to COMMON of either signal comprising a differential pair
Differential output voltage	V _{DIFFPP}	800	1600	mVp-p	_
Deterministic jitter	J_D	_	0.17	UI p-p	_
Total jitter	J _T	_	0.35	UI p-p	_
Multiple output skew	S _{MO}	_	1000	ps	Skew at the transmitter output between lanes of a multilane link
Unit interval	UI	320	320	ps	±100 ppm

For each baud rate at which an LP-serial transmitter is specified to operate, the output eye pattern of the transmitter shall fall entirely within the unshaded portion of the transmitter output compliance mask shown in Figure 52 with the parameters specified in Table 65 when measured at the output pins of the device and the device is driving a $100-\Omega \pm 5\%$ differential resistive load. The output eye pattern of an LP-serial

19.2 Mechanical Dimensions of the HiCTE FC-CBGA and FC-PBGA with Full Lid

The following figures show the mechanical dimensions and bottom surface nomenclature for the MPC8548E HiCTE FC-CBGA and FC-PBGA packages.




Figure 55. Mechanical Dimensions and Bottom Surface Nomenclature of the HiCTE FC-CBGA and FC-PBGA with Full Lid

MPC8548E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 9

Table 71. MPC8548E Pinout Listing (continued)

Signal	Package Pin Number	Pin Type	Power Supply	Notes	
--------	--------------------	----------	-----------------	-------	--

- 25. These are test signals for factory use only and must be pulled up (100 Ω –1 k Ω) to OV_{DD} for normal machine operation.
- 26.Independent supplies derived from board V_{DD}.
- 27.Recommend a pull-up resistor (~1 k Ω) be placed on this pin to OV_{DD}.
- 29. The following pins must NOT be pulled down during power-on reset: TSEC3_TXD[3], TSEC4_TXD3/TSEC3_TXD7, HRESET_REQ, TRIG_OUT/READY/QUIESCE, MSRCID[2:4], ASLEEP.
- 30. This pin requires an external 4.7-k Ω pull-down resistor to prevent PHY from seeing a valid transmit enable before it is actively driven.
- 31. This pin is only an output in eTSEC3 FIFO mode when used as Rx flow control.
- 32. These pins must be connected to XV_{DD} .
- 33.TSEC2_TXD1, TSEC2_TX_ER are multiplexed as cfg_dram_type[0:1]. They must be valid at power-up, even before HRESET assertion.
- 34. These pins must be pulled to ground through a 300- Ω (±10%) resistor.
- 35.When a PCI block is disabled, either the POR config pin that selects between internal and external arbiter must be pulled down to select external arbiter if there is any other PCI device connected on the PCI bus, or leave the PCIn_AD pins as 'no connect' or terminated through 2–10 kΩ pull-up resistors with the default of internal arbiter if the PCIn_AD pins are not connected to any other PCI device. The PCI block drives the PCIn_AD pins if it is configured to be the PCI arbiter—through POR config pins—irrespective of whether it is disabled via the DEVDISR register or not. It may cause contention if there is any other PCI device connected on the bus.
- 36.MDIC0 is grounded through an 18.2- Ω precision 1% resistor and MDIC1 is connected to GV_{DD} through an 18.2- Ω precision 1% resistor. These pins are used for automatic calibration of the DDR IOs.
- 38. These pins must be left floating.
- 39. If PCI1 or PCI2 is configured as PCI asynchronous mode, a valid clock must be provided on pin PCI1_CLK or PCI2_CLK. Otherwise the processor will not boot up.
- 40. These pins must be connected to GND.
- 101. This pin requires an external 4.7-k Ω resistor to GND.
- 102.For Rev. 2.x silicon, DMA_DACK[0:1] must be 0b11 during POR configuration; for rev. 1.x silicon, the pin values during POR configuration are don't care.
- 103.If these pins are not used as GPINn (general-purpose input), they must be pulled low (to GND) or high (to LV_{DD}) through 2–10 k Ω resistors.
- 104. These must be pulled low to GND through 2–10 k Ω resistors if they are not used.
- 105. These must be pulled low or high to LV_{DD} through 2–10 k Ω resistors if they are not used.
- 106. For rev. 2.x silicon, DMA_DACK[0:1] must be 0b10 during POR configuration; for rev. 1.x silicon, the pin values during POR configuration are don't care.
- 107.For rev. 2.x silicon, DMA_DACK[0:1] must be 0b01 during POR configuration; for rev. 1.x silicon, the pin values during POR configuration are don't care.
- 108.For rev. 2.x silicon, DMA_DACK[0:1] must be 0b11 during POR configuration; for rev. 1.x silicon, the pin values during POR configuration are don't care.
- 109. This is a test signal for factory use only and must be pulled down (100 Ω 1 k Ω) to GND for normal machine operation.
- 110. These pins must be pulled high to OV_{DD} through 2–10 k Ω resistors.
- 111.If these pins are not used as GPINn (general-purpose input), they must be pulled low (to GND) or high (to OV_{DD}) through 2–10 k Ω resistors.
- 112. This pin must not be pulled down during POR configuration.
- 113.These should be pulled low or high to ${\rm OV_{DD}}$ through 2–10 k Ω resistors.

MPC8548E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 9

Table 73. MPC8545E Pinout Listing (continued)

Signal	Package Pin Number	Pin Type	Power Supply	Notes
FIFO1_RXC2	P5	1	LV _{DD}	104
Reserved	R1	_	_	104
Reserved	P10	_	_	105
FIFO1_TXC2	P7	0	LV _{DD}	15
cfg_dram_type1	R10	1	LV _{DD}	5
Thre	ee-Speed Ethernet Controller (Gigabit E	thernet 3)		•
TSEC3_TXD[3:0]	V8, W10, Y10, W7	0	TV _{DD}	5, 9, 29
TSEC3_RXD[3:0]	Y1, W3, W5, W4	1	TV _{DD}	_
TSEC3_GTX_CLK	W8	0	TV _{DD}	_
TSEC3_RX_CLK	W2	1	TV _{DD}	_
TSEC3_RX_DV	W1	1	TV _{DD}	_
TSEC3_RX_ER	Y2	1	TV _{DD}	_
TSEC3_TX_CLK	V10	1	TV _{DD}	_
TSEC3_TX_EN	V9	0	TV _{DD}	30
TSEC3_TXD[7:4]	AB8, Y7, AA7, Y8	0	TV _{DD}	5, 9, 29
TSEC3_RXD[7:4]	AA1, Y3, AA2, AA4	1	TV _{DD}	_
Reserved	AA5	_	_	15
TSEC3_COL	Y5	I	TV _{DD}	
TSEC3_CRS	AA3	I/O	TV _{DD}	31
TSEC3_TX_ER	AB6	0	TV _{DD}	_
	DUART			
UART_CTS[0:1]	AB3, AC5	I	OV _{DD}	_
UART_RTS[0:1]	AC6, AD7	0	OV _{DD}	_
UART_SIN[0:1]	AB5, AC7	I	OV _{DD}	_
UART_SOUT[0:1]	AB7, AD8	0	OV _{DD}	_
	I ² C interface			
IIC1_SCL	AG22	I/O	OV _{DD}	4, 27
IIC1_SDA	AG21	I/O	OV _{DD}	4, 27
IIC2_SCL	AG15	I/O	OV _{DD}	4, 27
IIC2_SDA	AG14	I/O	OV _{DD}	4, 27
	SerDes			
SD_RX[0:3]	M28, N26, P28, R26	I	XV_{DD}	
SD_RX[0:3]	M27, N25, P27, R25	I	XV_{DD}	
SD_TX[0:3]	M22, N20, P22, R20	0	XV_{DD}	_

MPC8548E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 9

Table 73. MPC8545E Pinout Listing (continued)

Signal	Package Pin Number	Pin Type	Power Supply	Notes
TDO	AF28	0	OV _{DD}	_
TMS	AH27	I	OV_{DD}	12
TRST	AH23	I	OV_{DD}	12
	DFT			1
L1_TSTCLK	AC25	I	OV_DD	25
L2_TSTCLK	AE22	I	OV_{DD}	25
LSSD_MODE	AH20	I	OV_{DD}	25
TEST_SEL	AH14	I	OV_{DD}	25
	Thermal Management			1
THERM0	AG1	_	_	14
THERM1	AH1	_	_	14
	Power Management			•
ASLEEP	AH18	0	OV_{DD}	9, 19, 29
	Power and Ground Signals			•
GND	A11, B7, B24, C1, C3, C5, C12, C15, C26, D8, D11, D16, D20, D22, E1, E5, E9, E12, E15, E17, F4, F26, G12, G15, G18, G21, G24, H2, H6, H8, H28, J4, J12, J15, J17, J27, K7, K9, K11, K27, L3, L5, L12, L16, N11, N13, N15, N17, N19, P4, P9, P12, P14, P16, P18, R11, R13, R15, R17, R19, T4, T12, T14, T16, T18, U8, U11, U13, U15, U17, U19, V4, V12, V18, W6, W19, Y4, Y9, Y11, Y19, AA6, AA14, AA17, AA22, AA23, AB4, AC2, AC11, AC19, AC26, AD5, AD9, AD22, AE3, AE14, AF6, AF10, AF13, AG8, AG27, K28, L24, L26, N24, N27, P25, R28, T24, T26, U24, V25, W28, Y24, Y26, AA24, AA27, AB25, AC28, L21, L23, N22, P20, R23, T21, U22, V20, W23, Y21, U27			
OV _{DD}	V16, W11, W14, Y18, AA13, AA21, AB11, AB17, AB24, AC4, AC9, AC21, AD6, AD13, AD17, AD19, AE10, AE8, AE24, AF4, AF12, AF22, AF27, AG26	AB11, Power for PCI OV _{DD} AD13, and other		
LV _{DD}	N8, R7, T9, U6			_
TV _{DD}	W9, Y6	Power for TSEC3 and TSEC4 (2,5 V, 3.3 V)	TV _{DD}	_

Table 73. MPC8545E Pinout Listing (continued)

Signal	Package Pin Number	Pin Type	Power Supply	Notes
SD_IMP_CAL_RX	L28	I	200 Ω to GND	_
SD_IMP_CAL_TX	AB26	I	100 Ω to GND	_
SD_PLL_TPA	U26	0	_	24

Note: All note references in this table use the same numbers as those for Table 71. See Table 71 for the meanings of these notes.

Table 74 provides the pin-out listing for the MPC8543E 783 FC-PBGA package.

NOTE

All note references in the following table use the same numbers as those for Table 71. See Table 71 for the meanings of these notes.

Table 74. MPC8543E Pinout Listing

Signal				
	PCI1 (One 32-Bit)		1	
Reserved	AB14, AC15, AA15, Y16, W16, AB16, AC16, AA16, AE17, AA18, W18, AC17, AD16, AE16, Y17, AC18,	_	_	110
GPOUT[8:15]	AB18, AA19, AB19, AB21, AA20, AC20, AB20, AB22	0	OV _{DD}	_
GPIN[8:15]	AC22, AD21, AB23, AF23, AD23, AE23, AC23, AC24	I	OV _{DD}	111
PCI1_AD[31:0]	AH6, AE7, AF7, AG7, AH7, AF8, AH8, AE9, AH9, AC10, AB10, AD10, AG10, AA10, AH10, AA11, AB12, AE12, AG12, AH12, AB13, AA12, AC13, AE13, Y14, W13, AG13, V14, AH13, AC14, Y15, AB15	I/O	OV _{DD}	17
Reserved	AF15, AD14, AE15, AD15	_	_	110
PCI1_C_BE[3:0]	AF9, AD11, Y12, Y13	I/O	OV_{DD}	17
Reserved	W15	_	_	110
PCI1_GNT[4:1]	AG6, AE6, AF5, AH5	0	OV_DD	5, 9, 35
PCI1_GNT0	AG5	I/O	OV_DD	<u> </u>
PCI1_IRDY	AF11	I/O	OV_DD	2
PCI1_PAR	AD12	I/O	OV_DD	T -
PCI1_PERR	AC12	I/O	OV_{DD}	2
PCI1_SERR	V13	I/O	OV_{DD}	2, 4
PCI1_STOP	W12	I/O	OV_DD	2

MPC8548E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 9

Package Description

Table 74. MPC8543E Pinout Listing (continued)

Signal	Package Pin Number	Pin Type	Power Supply	Notes
LSYNC_IN	F27	1	BV _{DD}	_
LSYNC_OUT	F28	0	BV _{DD}	_
	DMA			
DMA_DACK[0:1]	AD3, AE1	0	OV_{DD}	5, 9, 108
DMA_DREQ[0:1]	AD4, AE2	1	OV_{DD}	_
DMA_DDONE[0:1]	AD2, AD1	0	OV_{DD}	_
	Programmable Interrupt Controller			1
UDE	AH16	I	OV_{DD}	_
MCP	AG19	1	OV _{DD}	_
IRQ[0:7]	AG23, AF18, AE18, AF20, AG18, AF17, AH24, AE20	1	OV_{DD}	_
IRQ[8]	AF19	1	OV _{DD}	_
IRQ[9]/DMA_DREQ3	AF21	1	OV _{DD}	1
IRQ[10]/DMA_DACK3	AE19	I/O	OV_{DD}	1
IRQ[11]/DMA_DDONE3	AD20	I/O	OV_{DD}	1
ĪRQ_OUT	AD18	0	OV _{DD}	2, 4
	Ethernet Management Interface			-
EC_MDC	AB9	0	OV_{DD}	5, 9
EC_MDIO	AC8	I/O	OV_{DD}	_
	Gigabit Reference Clock			1
EC_GTX_CLK125	V11	1	LV _{DD}	_
	Three-Speed Ethernet Controller (Gigabit Ether	rnet 1)		1
TSEC1_RXD[7:0]	R5, U1, R3, U2, V3, V1, T3, T2	I	LV _{DD}	_
TSEC1_TXD[7:0]	T10, V7, U10, U5, U4, V6, T5, T8	0	LV _{DD}	5, 9
TSEC1_COL	R4	1	LV _{DD}	_
TSEC1_CRS	V5	I/O	LV _{DD}	20
TSEC1_GTX_CLK	U7	0	LV _{DD}	_
TSEC1_RX_CLK	U3	I	LV _{DD}	_
TSEC1_RX_DV	V2	I	LV _{DD}	_
TSEC1_RX_ER	T1	1	LV _{DD}	_
TSEC1_TX_CLK	T6	1	LV _{DD}	_
TSEC1_TX_EN	U9	0	LV _{DD}	30
TSEC1_TX_ER	Т7	0	LV _{DD}	<u> </u>
GPIN[0:7]	P2, R2, N1, N2, P3, M2, M1, N3	1	LV _{DD}	103

MPC8548E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 9

Clocking

20 Clocking

This section describes the PLL configuration of the device. Note that the platform clock is identical to the core complex bus (CCB) clock.

20.1 Clock Ranges

Table 75 through Table 77 provide the clocking specifications for the processor cores and Table 78, through Table 80 provide the clocking specifications for the memory bus.

Table 75. Processor Core Clocking Specifications (MPC8548E and MPC8547E)

	М	aximum						
Characteristic	1000 MHz		1200 MHz		1333 MHz		Unit	Notes
		Max	Min	Max	Min	Max		
e500 core processor frequency	800	1000	800	1200	800	1333	MHz	1, 2

Notes:

- Caution: The CCB to SYSCLK ratio and e500 core to CCB ratio settings must be chosen such that the resulting SYSCLK frequency, e500 (core) frequency, and CCB frequency do not exceed their respective maximum or minimum operating frequencies. See Section 20.2, "CCB/SYSCLK PLL Ratio," and Section 20.3, "e500 Core PLL Ratio," for ratio settings.
- 2.) The minimum e500 core frequency is based on the minimum platform frequency of 333 MHz.

Table 76. Processor Core Clocking Specifications (MPC8545E)

	М	aximum						
Characteristic	800 MHz		1000 MHz		1200 MH		Unit	Notes
	Min	Max	Min	Max	Min	Max		
e500 core processor frequency	800	800	800	1000	800	1200	MHz	1, 2

Notes:

- Caution: The CCB to SYSCLK ratio and e500 core to CCB ratio settings must be chosen such that the resulting SYSCLK frequency, e500 (core) frequency, and CCB frequency do not exceed their respective maximum or minimum operating frequencies. See Section 20.2, "CCB/SYSCLK PLL Ratio," and Section 20.3, "e500 Core PLL Ratio," for ratio settings.
- 2.) The minimum e500 core frequency is based on the minimum platform frequency of 333 MHz.

MPC8548E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 9

133

20.3 e500 Core PLL Ratio

This table describes the clock ratio between the e500 core complex bus (CCB) and the e500 core clock. This ratio is determined by the binary value of LBCTL, LALE, and LGPL2 at power up, as shown in this table.

Binary Value of Binary Value of LBCTL, LALE, LGPL2 e500 core:CCB Clock Ratio LBCTL, LALE, LGPL2 e500 core:CCB Clock Ratio **Signals Signals** 000 4:1 100 2:1 001 9:2 101 5:2 010 110 3:1 Reserved 011 7:2 3:2 111

Table 82. e500 Core to CCB Clock Ratio

20.4 Frequency Options

Table 83This table shows the expected frequency values for the platform frequency when using a CCB clock to SYSCLK ratio in comparison to the memory bus clock speed.

CCB to SYSCLK (MHz) **SYSCLK Ratio** 16.66 25 33.33 41.66 66.66 100 133.33 83 111 Platform/CCB Frequency (MHz) 2 3 333 400 4 333 400 445 533 5 333 415 500 6 500 400 8 333 533 9 375 10 333 417 12 400 500 16 400 533 333 20 500

Table 83. Frequency Options of SYSCLK with Respect to Memory Bus Speeds

Note: Due to errata Gen 13 the max sys clk frequency must not exceed 100 MHz if the core clk frequency is below 1200 MHz.

22.10 Guidelines for High-Speed Interface Termination

This section provides the guidelines for high-speed interface termination when the SerDes interface is entirely unused and when it is partly unused.

22.10.1 SerDes Interface Entirely Unused

If the high-speed SerDes interface is not used at all, the unused pin must be terminated as described in this section.

The following pins must be left unconnected (float):

- SD_TX[7:0]
- SD_TX[7:0]
- Reserved pins T22, T23, M20, M21

The following pins must be connected to GND:

- SD_RX[7:0]
- $\overline{SD} \overline{RX}[7:0]$
- SD_REF_CLK
- SD REF CLK

NOTE

It is recommended to power down the unused lane through SRDSCR1[0:7] register (offset = $0xE_0F08$) (This prevents the oscillations and holds the receiver output in a fixed state.) that maps to SERDES lane 0 to lane 7 accordingly.

Pins V28 and M26 must be tied to XV_{DD} . Pins V27 and M25 must be tied to GND through a 300- Ω resistor.

In Rev 2.0 silicon, POR configuration pin cfg_srds_en on TSEC4_TXD[2]/TSEC3_TXD[6] can be used to power down SerDes block.

22.10.2 SerDes Interface Partly Unused

If only part of the high-speed SerDes interface pins are used, the remaining high-speed serial I/O pins must be terminated as described in this section.

The following pins must be left unconnected (float) if not used:

- SD_TX[7:0]
- $\overline{SD}TX[7:0]$
- Reserved pins: T22, T23, M20, M21

The following pins must be connected to GND if not used:

- SD RX[7:0]
- SD RX[7:0]
- SD_REF_CLK

MPC8548E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 9