# E·XFL



#### Welcome to E-XFL.COM

#### Understanding Embedded - Microprocessors

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

### Applications of **Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

### Details

Product Status	Obsolete
Core Processor	PowerPC e500
Number of Cores/Bus Width	1 Core, 32-Bit
Speed	1.333GHz
Co-Processors/DSP	Signal Processing; SPE, Security; SEC
RAM Controllers	DDR, DDR2, SDRAM
Graphics Acceleration	No
Display & Interface Controllers	-
Ethernet	10/100/1000Mbps (4)
SATA	-
USB	-
Voltage - I/O	1.8V, 2.5V, 3.3V
Operating Temperature	0°C ~ 105°C (TA)
Security Features	Cryptography, Random Number Generator
Package / Case	783-BBGA, FCBGA
Supplier Device Package	783-FCPBGA (29x29)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/mpc8548evtaujd

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

#### Overview

- Up to 32 simultaneous open pages for DDR2
- Contiguous or discontiguous memory mapping
- Read-modify-write support for RapidIO atomic increment, decrement, set, and clear transactions
- Sleep mode support for self-refresh SDRAM
- On-die termination support when using DDR2
- Supports auto refreshing
- On-the-fly power management using CKE signal
- Registered DIMM support
- Fast memory access via JTAG port
- 2.5-V SSTL\_2 compatible I/O (1.8-V SSTL\_1.8 for DDR2)
- Support for battery-backed main memory
- Programmable interrupt controller (PIC)
  - Programming model is compliant with the OpenPIC architecture.
  - Supports 16 programmable interrupt and processor task priority levels
  - Supports 12 discrete external interrupts
  - Supports 4 message interrupts with 32-bit messages
  - Supports connection of an external interrupt controller such as the 8259 programmable interrupt controller
  - Four global high-resolution timers/counters that can generate interrupts
  - Supports a variety of other internal interrupt sources
  - Supports fully nested interrupt delivery
  - Interrupts can be routed to external pin for external processing.
  - Interrupts can be routed to the e500 core's standard or critical interrupt inputs.
  - Interrupt summary registers allow fast identification of interrupt source.
- Integrated security engine (SEC) optimized to process all the algorithms associated with IPSec, IKE, WTLS/WAP, SSL/TLS, and 3GPP
  - Four crypto-channels, each supporting multi-command descriptor chains
    - Dynamic assignment of crypto-execution units via an integrated controller
    - Buffer size of 256 bytes for each execution unit, with flow control for large data sizes
  - PKEU—public key execution unit
    - RSA and Diffie-Hellman; programmable field size up to 2048 bits
    - Elliptic curve cryptography with  $F_2m$  and F(p) modes and programmable field size up to 511 bits
  - DEU—Data Encryption Standard execution unit
    - DES, 3DES
    - Two key (K1, K2) or three key (K1, K2, K3)
    - ECB and CBC modes for both DES and 3DES

### Overview

- Single inbound doorbell message structure
- Facility to accept port-write messages
- PCI Express interface
  - PCI Express 1.0a compatible
  - Supports x8,x4,x2, and x1 link widths
  - Auto-detection of number of connected lanes
  - Selectable operation as root complex or endpoint
  - Both 32- and 64-bit addressing
  - 256-byte maximum payload size
  - Virtual channel 0 only
  - Traffic class 0 only
  - Full 64-bit decode with 32-bit wide windows
- Pin multiplexing for the high-speed I/O interfaces supports one of the following configurations:
  - 8 PCI Express
  - 4 PCI Express and 4 serial RapidIO
- Power management
  - Supports power saving modes: doze, nap, and sleep
  - Employs dynamic power management, which automatically minimizes power consumption of blocks when they are idle
- System performance monitor
  - Supports eight 32-bit counters that count the occurrence of selected events
  - Ability to count up to 512 counter-specific events
  - Supports 64 reference events that can be counted on any of the eight counters
  - Supports duration and quantity threshold counting
  - Burstiness feature that permits counting of burst events with a programmable time between bursts
  - Triggering and chaining capability
  - Ability to generate an interrupt on overflow
- System access port
  - Uses JTAG interface and a TAP controller to access entire system memory map
  - Supports 32-bit accesses to configuration registers
  - Supports cache-line burst accesses to main memory
  - Supports large block (4-Kbyte) uploads and downloads
  - Supports continuous bit streaming of entire block for fast upload and download
- JTAG boundary scan, designed to comply with IEEE Std. 1149.1<sup>TM</sup>

# 4.3 eTSEC Gigabit Reference Clock Timing

The following table provides the eTSEC gigabit reference clocks (EC\_GTX\_CLK125) AC timing specifications for the device.

Parameter/Condition	Symbol	Min	Тур	Мах	Unit	Notes
EC_GTX_CLK125 frequency	f <sub>G125</sub>	—	125	—	MHz	
EC_GTX_CLK125 cycle time	t <sub>G125</sub>	—	8	—	ns	
EC_GTX_CLK125 rise and fall time L/TVDD = 2.5 V L/TVDD = 3.3 V	t <sub>G125R</sub> , t <sub>G125F</sub>	_	_	0.75 1.0	ns	1
EC_GTX_CLK125 duty cycle GMII, TBI 1000Base-T for RGMII, RTBI	t <sub>G125H</sub> /t <sub>G125</sub>	45 47	_	55 53	%	2, 3

Table 6. EC_	GTX_CLK125	AC Timing	Specifications
--------------	------------	-----------	----------------

Notes:

1. Rise and fall times for EC\_GTX\_CLK125 are measured from 0.5 and 2.0 V for L/TV<sub>DD</sub> = 2.5 V, and from 0.6 and 2.7 V for L/TV<sub>DD</sub> = 3.3 V.

- 2. Timing is guaranteed by design and characterization.
- 3. EC\_GTX\_CLK125 is used to generate the GTX clock TSEC*n*\_GTX\_CLK for the eTSEC transmitter with 2% degradation. EC\_GTX\_CLK125 duty cycle can be loosened from 47/53% as long as the PHY device can tolerate the duty cycle generated by the TSEC*n*\_GTX\_CLK. See Section 8.2.6, "RGMII and RTBI AC Timing Specifications," for duty cycle for 10Base-T and 100Base-T reference clock.

# 4.4 PCI/PCI-X Reference Clock Timing

When the PCI/PCI-X controller is configured for asynchronous operation, the reference clock for the PCI/PCI-x controller is not the SYSCLK input, but instead the PCIn\_CLK. The following table provides the PCI/PCI-X reference clock AC timing specifications for the device.

	Table 7.	PCIn_	CLK AC	Timing	S	pecifications
--	----------	-------	--------	--------	---	---------------

At recommended operating conditions (see Table 2) with  $OV_{DD} = 3.3 \text{ V} \pm 165 \text{ mV}$ .

Parameter/Condition	Symbol	Min	Тур	Мах	Unit	Notes
PCIn_CLK frequency	f <sub>PCICLK</sub>	16	_	133	MHz	—
PCIn_CLK cycle time	t <sub>PCICLK</sub>	7.5	_	60	ns	—
PCIn_CLK rise and fall time	t <sub>PCIKH</sub> , t <sub>PCIKL</sub>	0.6	1.0	2.1	ns	1, 2
PCIn_CLK duty cycle	t <sub>PCIKHKL</sub> /t <sub>PCICLK</sub>	40		60	%	2

Notes:

1. Rise and fall times for SYSCLK are measured at 0.6 and 2.7 V.

2. Timing is guaranteed by design and characterization.

### DDR and DDR2 SDRAM

## Table 19. DDR SDRAM Output AC Timing Specifications (continued)

At recommended operating conditions.

Parameter	Symbol <sup>1</sup>	Min	Мах	Unit	Notes
MDQS epilogue end	t <sub>DDKHME</sub>	-0.6	0.6	ns	6

Notes:

- The symbols used for timing specifications follow the pattern of t<sub>(first two letters of functional block)(signal)(state)(reference)(state)</sub> for inputs and t<sub>(first two letters of functional block)</sub>(reference)(state)(signal)(state)</sub> for outputs. Output hold time can be read as DDR timing (DD) from the rising or falling edge of the reference clock (KH or KL) until the output went invalid (AX or DX). For example, t<sub>DDKHAS</sub> symbolizes DDR timing (DD) for the time t<sub>MCK</sub> memory clock reference (K) goes from the high (H) state until outputs (A) are setup (S) or output valid time. Also, t<sub>DDKLDX</sub> symbolizes DDR timing (DD) for the time t<sub>MCK</sub> memory clock reference (K) goes low (L) until data outputs (D) are invalid (X) or data output hold time.
- 2. All MCK/MCK referenced measurements are made from the crossing of the two signals ±0.1 V.
- 3. ADDR/CMD includes all DDR SDRAM output signals except MCK/MCK, MCS, and MDQ/MECC/MDM/MDQS.
- 4. Note that t<sub>DDKHMH</sub> follows the symbol conventions described in note 1. For example, t<sub>DDKHMH</sub> describes the DDR timing (DD) from the rising edge of the MCK[n] clock (KH) until the MDQS signal is valid (MH). t<sub>DDKHMH</sub> can be modified through control of the MDQS override bits (called WR\_DATA\_DELAY) in the TIMING\_CFG\_2 register. This is typically set to the same delay as in DDR\_SDRAM\_CLK\_CNTL[CLK\_ADJUST]. The timing parameters listed in the table assume that these 2 parameters have been set to the same adjustment value. See the MPC8548E PowerQUICC III Integrated Processor Reference Manual for a description and understanding of the timing modifications enabled by use of these bits.
- Determined by maximum possible skew between a data strobe (MDQS) and any corresponding bit of data (MDQ), ECC (MECC), or data mask (MDM). The data strobe must be centered inside of the data eye at the pins of the microprocessor.
- 6. All outputs are referenced to the rising edge of MCK[*n*] at the pins of the microprocessor. Note that t<sub>DDKHMP</sub> follows the symbol conventions described in note 1.

# NOTE

For the ADDR/CMD setup and hold specifications in Table 19, it is assumed that the clock control register is set to adjust the memory clocks by 1/2 applied cycle.

Figure 3 shows the DDR SDRAM output timing for the MCK to MDQS skew measurement (t<sub>DDKHMH</sub>).



Figure 8 shows the GMII transmit AC timing diagram.



Figure 8. GMII Transmit AC Timing Diagram

# 8.2.2.2 GMII Receive AC Timing Specifications

This table provides the GMII receive AC timing specifications.

Parameter/Condition	Symbol <sup>1</sup>	Min	Тур	Max	Unit
RX_CLK clock period	t <sub>GRX</sub>	_	8.0	_	ns
RX_CLK duty cycle	t <sub>GRXH</sub> /t <sub>GRX</sub>	35	_	75	ns
RXD[7:0], RX_DV, RX_ER setup time to RX_CLK	t <sub>GRDVKH</sub>	2.0	_	—	ns
RXD[7:0], RX_DV, RX_ER hold time to RX_CLK	t <sub>GRDXKH</sub>	0	_	—	ns
RX_CLK clock rise (20%-80%)	t <sub>GRXR</sub> 2	—	_	1.0	ns
RX_CLK clock fall time (80%-20%)	t <sub>GRXF</sub> 2	—		1.0	ns

### Notes:

1. The symbols used for timing specifications follow the pattern of t<sub>(first two letters of functional block)(signal)(state)(reference)(state) for inputs and t<sub>(first two letters of functional block)(reference)(state)(signal)(state)</sub> for outputs. For example, t<sub>GRDVKH</sub> symbolizes GMII receive timing (GR) with respect to the time data input signals (D) reaching the valid state (V) relative to the t<sub>RX</sub> clock reference (K) going to the high state (H) or setup time. Also, t<sub>GRDXKL</sub> symbolizes GMII receive timing (GR) with respect to the time data input signals (D) went invalid (X) relative to the t<sub>GRX</sub> clock reference (K) going to the low (L) state or hold time. Note that, in general, the clock reference symbol representation is based on three letters representing the clock of a particular functional. For example, the subscript of t<sub>GRX</sub> represents the GMII (G) receive (RX) clock. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).</sub>

2. Guaranteed by design.

Figure 9 provides the AC test load for eTSEC.



Table 34. RMII Transmit A	C Timing	Specifications	(continued)
---------------------------	----------	----------------	-------------

Parameter/Condition	Symbol <sup>1</sup>	Min	Тур	Мах	Unit
TSEC <i>n_</i> TX_CLK to RMII data TXD[1:0], TX_EN delay	t <sub>RMTDX</sub>	1.0		10.0	ns

Note:

The symbols used for timing specifications follow the pattern of t<sub>(first two letters of functional block)(signal)(state)(reference)(state) for inputs and t<sub>(first two letters of functional block)(reference)(state)(signal)(state) for outputs. For example, t<sub>MTKHDX</sub> symbolizes MII transmit timing (MT) for the time t<sub>MTX</sub> clock reference (K) going high (H) until data outputs (D) are invalid (X). Note that, in general, the clock reference symbol representation is based on two to three letters representing the clock of a particular functional. For example, the subscript of t<sub>MTX</sub> represents the MII(M) transmit (TX) clock. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).
</sub></sub>

# Figure 18 shows the RMII transmit AC timing diagram.



Figure 18. RMII Transmit AC Timing Diagram

# 8.2.7.2 RMII Receive AC Timing Specifications

# Table 35. RMII Receive AC Timing Specifications

Parameter/Condition	Symbol <sup>1</sup>	Min	Тур	Max	Unit
TSEC <i>n</i> _TX_CLK clock period	t <sub>RMR</sub>	15.0	20.0	25.0	ns
TSEC <i>n</i> _TX_CLK duty cycle	t <sub>RMRH</sub>	35	50	65	%
TSEC <i>n</i> _TX_CLK peak-to-peak jitter	t <sub>RMRJ</sub>	—	_	250	ps
Rise time TSEC <i>n</i> _TX_CLK(20%–80%)	t <sub>RMRR</sub>	1.0	_	2.0	ns
Fall time TSEC <i>n</i> _TX_CLK (80%–20%)	t <sub>RMRF</sub>	1.0	_	2.0	ns
RXD[1:0], CRS_DV, RX_ER setup time to REF_CLK rising edge	t <sub>RMRDV</sub>	4.0	_	—	ns
RXD[1:0], CRS_DV, RX_ER hold time to REF_CLK rising edge	t <sub>RMRDX</sub>	2.0	_	—	ns

Note:

1. The symbols used for timing specifications follow the pattern of t<sub>(first two letters of functional block)(signal)(state)(reference)(state) for inputs and t<sub>(first two letters of functional block)(reference)(state)(signal)(state) for outputs. For example, t<sub>MRDVKH</sub> symbolizes MII receive timing (MR) with respect to the time data input signals (D) reach the valid state (V) relative to the t<sub>MRX</sub> clock reference (K) going to the high (H) state or setup time. Also, t<sub>MRDXKL</sub> symbolizes MII receive timing (GR) with respect to the time data input signals (D) went invalid (X) relative to the t<sub>MRX</sub> clock reference (K) going to the low (L) state or hold time. Note that, in general, the clock reference symbol representation is based on three letters representing the clock of a particular functional. For example, the subscript of t<sub>MRX</sub> represents the MII (M) receive (RX) clock. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).</sub></sub>

# NOTE

PLL bypass mode is required when LBIU frequency is at or below 83 MHz. When LBIU operates above 83 MHz, LBIU PLL is recommended to be enabled.

Figure 23 through Figure 28 show the local bus signals.



This table describes the timing parameters of the local bus interface at  $BV_{DD} = 3.3$  V with PLL disabled.

Table 42. Local Bus Timing	Parameters—PLL Bypassed
----------------------------	-------------------------

Parameter	Symbol <sup>1</sup>	Min	Max	Unit	Notes
Local bus cycle time	t <sub>LBK</sub>	12	—	ns	2
Local bus duty cycle	t <sub>LBKH/</sub> t <sub>LBK</sub>	43	57	%	—
Internal launch/capture clock to LCLK delay	t <sub>lbkhkt</sub>	2.3	4.4	ns	8
Input setup to local bus clock (except LGTA/LUPWAIT)	t <sub>LBIVKH1</sub>	6.2	—	ns	4, 5
LGTA/LUPWAIT input setup to local bus clock	t <sub>LBIVKL2</sub>	6.1	—	ns	4, 5
Input hold from local bus clock (except LGTA/LUPWAIT)	t <sub>LBIXKH1</sub>	-1.8	—	ns	4, 5

# 14 GP<sub>OUT</sub>/GP<sub>IN</sub>

This section describes the DC and AC electrical specifications for the GP<sub>OUT</sub>/GP<sub>IN</sub> bus of the device.

# 14.1 GP<sub>OUT</sub>/GP<sub>IN</sub> Electrical Characteristics

Table 47 and Table 48 provide the DC electrical characteristics for the GP<sub>OUT</sub> interface.

Parameter	Symbol	Min	Мах	Unit
Supply voltage 3.3 V	BV <sub>DD</sub>	3.13	3.47	V
High-level output voltage ( $BV_{DD} = min, I_{OH} = -2 mA$ )	V <sub>OH</sub>	BV <sub>DD</sub> – 0.2	_	V
Low-level output voltage (BV <sub>DD</sub> = min, I <sub>OL</sub> = 2 mA)	V <sub>OL</sub>	_	0.2	V

 Table 47. GP<sub>OUT</sub> DC Electrical Characteristics (3.3 V DC)

 Table 48. GP<sub>OUT</sub> DC Electrical Characteristics (2.5 V DC)

Parameter	Symbol	Min	Мах	Unit
Supply voltage 2.5 V	BV <sub>DD</sub>	2.37	2.63	V
High-level output voltage (BV <sub>DD</sub> = min, I <sub>OH</sub> = −1 mA)	V <sub>OH</sub>	2.0	BV <sub>DD</sub> + 0.3	V
Low-level output voltage (BV <sub>DD</sub> min, I <sub>OL</sub> = 1 mA)	V <sub>OL</sub>	GND – 0.3	0.4	V

Table 49 and Table 50 provide the DC electrical characteristics for the GP<sub>IN</sub> interface.

Table 49. GP<sub>IN</sub> DC Electrical Characteristics (3.3 V DC)

Parameter	Symbol	Min	Мах	Unit
Supply voltage 3.3 V	BV <sub>DD</sub>	3.13	3.47	V
High-level input voltage	V <sub>IH</sub>	2	BV <sub>DD</sub> + 0.3	V
Low-level input voltage	V <sub>IL</sub>	-0.3	0.8	V
Input current ( $BV_{IN}^{1} = 0 V \text{ or } BV_{IN} = BV_{DD}$ )	I <sub>IN</sub>	—	±5	μΑ

Note:

1. The symbol  $\mathsf{BV}_{\mathsf{IN}}$ , in this case, represents the  $\mathsf{BV}_{\mathsf{IN}}$  symbol referenced in Table 1.

Parameter	Symbol	Min	Мах	Unit
Supply voltage 2.5 V	BV <sub>DD</sub>	2.37	2.63	V
High-level input voltage	V <sub>IH</sub>	1.70	BV <sub>DD</sub> + 0.3	V
Low-level input voltage	V <sub>IL</sub>	-0.3	0.7	V
Input current ( $BV_{IN}^{1} = 0 V \text{ or } BV_{IN} = BV_{DD}$ )	Ι <sub>ΙΗ</sub>	_	10	μΑ

Table 50. GP<sub>IN</sub> DC Electrical Characteristics (2.5 V DC)

Note:

1. The symbol  $\mathsf{BV}_{\mathsf{IN}}$  in this case, represents the  $\mathsf{BV}_{\mathsf{IN}}$  symbol referenced in Table 1.

# 15 PCI/PCI-X

This section describes the DC and AC electrical specifications for the PCI/PCI-X bus of the device.

Note that the maximum PCI-X frequency in synchronous mode is 110 MHz.

# 15.1 PCI/PCI-X DC Electrical Characteristics

This table provides the DC electrical characteristics for the PCI/PCI-X interface.

Table 51. PCI/PCI-X DC Electrical Characteristics<sup>1</sup>

Parameter	Symbol	Min	Max	Unit	Notes
High-level input voltage	V <sub>IH</sub>	2	OV <sub>DD</sub> + 0.3	V	—
Low-level input voltage	V <sub>IL</sub>	-0.3	0.8	V	—
Input current ( $V_{IN} = 0 V \text{ or } V_{IN} = V_{DD}$ )	I <sub>IN</sub>	—	±5	μA	2
High-level output voltage ( $OV_{DD} = min, I_{OH} = -2 mA$ )	V <sub>OH</sub>	2.4	—	V	—
Low-level output voltage ( $OV_{DD}$ = min, $I_{OL}$ = 2 mA)	V <sub>OL</sub>	—	0.4	V	—

Notes:

1. Ranges listed do not meet the full range of the DC specifications of the PCI 2.2 Local Bus Specifications.

2. The symbol  $V_{IN}$ , in this case, represents the  $OV_{IN}$  symbol referenced in Table 1 and Table 2.

# 15.2 PCI/PCI-X AC Electrical Specifications

This section describes the general AC timing parameters of the PCI/PCI-X bus. Note that the clock reference CLK is represented by SYSCLK when the PCI controller is configured for synchronous mode and by PCIn\_CLK when it is configured for asynchronous mode.

Table 56. Differential Transmitter	· (TX) Output	<b>Specifications</b>	(continued)
------------------------------------	---------------	-----------------------	-------------

Symbol	Parameter	Min	Nom	Max	Unit	Comments
V <sub>TX-DC-CM</sub>	The TX DC common mode voltage	0	_	3.6	V	The allowed DC common mode voltage under any conditions. See Note 6.
I <sub>TX-SHORT</sub>	TX short circuit current limit	_	_	90	mA	The total current the transmitter can provide when shorted to its ground
T <sub>TX-IDLE-MIN</sub>	Minimum time spent in electrical idle	50	_		UI	Minimum time a transmitter must be in electrical idle utilized by the receiver to start looking for an electrical idle exit after successfully receiving an electrical idle ordered set
T <sub>TX-IDLE-SET-TO-IDLE</sub>	Maximum time to transition to a valid electrical idle after sending an electrical idle ordered set			20	UI	After sending an electrical idle ordered set, the transmitter must meet all electrical idle specifications within this time. This is considered a debounce time for the transmitter to meet electrical idle after transitioning from L0.
T <sub>TX-IDLE-TO-DIFF-DATA</sub>	Maximum time to transition to valid TX specifications after leaving an electrical idle condition			20	UI	Maximum time to meet all TX specifications when transitioning from electrical idle to sending differential data. This is considered a debounce time for the TX to meet all TX specifications after leaving electrical idle
RL <sub>TX-DIFF</sub>	Differential return loss	12	_	—	dB	Measured over 50 MHz to 1.25 GHz. See Note 4.
RL <sub>TX-CM</sub>	Common mode return loss	6		—	dB	Measured over 50 MHz to 1.25 GHz. See Note 4.
Z <sub>TX-DIFF-DC</sub>	DC differential TX impedance	80	100	120	Ω	TX DC differential mode low impedance
Z <sub>TX-DC</sub>	Transmitter DC impedance	40	_	_	Ω	Required TX D+ as well as D– DC impedance during all states
L <sub>TX-SKEW</sub>	Lane-to-lane output skew	_	_	500 + 2 UI	ps	Static skew between any two transmitter lanes within a single Link
C <sub>TX</sub>	AC coupling capacitor	75	_	200	nF	All transmitters shall be AC coupled. The AC coupling is required either within the media or within the transmitting component itself. See note 8.

Table 57. Differential Receiver (RX) Input Specifications (continued)

Symbol	Parameter	Min	Nom	Max	Unit	Comments
L <sub>TX-SKEW</sub>	Total Skew			20	ns	Skew across all lanes on a Link. This includes variation in the length of SKP ordered set (for example, COM and one to five symbols) at the RX as well as any delay differences arising from the interconnect itself.

### Notes:

- 1. No test load is necessarily associated with this value.
- 2. Specified at the measurement point and measured over any 250 consecutive UIs. The test load in Figure 50 must be used as the RX device when taking measurements (also see the receiver compliance eye diagram shown in Figure 49). If the clocks to the RX and TX are not derived from the same reference clock, the TX UI recovered from 3500 consecutive UI must be used as a reference for the eye diagram.
- 3. A T<sub>RX-EYE</sub> = 0.40 UI provides for a total sum of 0.60 UI deterministic and random jitter budget for the transmitter and interconnect collected any 250 consecutive UIs. The T<sub>RX-EYE-MEDIAN-to-MAX-JITTER</sub> specification ensures a jitter distribution in which the median and the maximum deviation from the median is less than half of the total. UI jitter budget collected over any 250 consecutive TX UIs. Note that the median is not the same as the mean. The jitter median describes the point in time where the number of jitter points on either side is approximately equal as opposed to the averaged time value. If the clocks to the RX and TX are not derived from the same reference clock, the TX UI recovered from 3500 consecutive UI must be used as the reference for the eye diagram.
- 4. The receiver input impedance shall result in a differential return loss greater than or equal to 15 dB with the D+ line biased to 300 mV and the D– line biased to  $-{300 \text{ mV}}$  and a common mode return loss greater than or equal to 6 dB (no bias required) over a frequency range of 50 MHz to 1.25 GHz. This input impedance requirement applies to all valid input levels. The reference impedance for return loss measurements for is 50  $\Omega$  to ground for both the D+ and D– line (that is, as measured by a vector network analyzer with 50- $\Omega$  probes—see Figure 50). Note: that the series capacitors CTX is optional for the return loss measurement.
- 5. Impedance during all LTSSM states. When transitioning from a fundamental reset to detect (the initial state of the LTSSM) there is a 5 ms transition time before receiver termination values must be met on all unconfigured lanes of a port.
- 6. The RX DC common mode Impedance that exists when no power is present or fundamental reset is asserted. This helps ensure that the receiver detect circuit does not falsely assume a receiver is powered on when it is not. This term must be measured at 300 mV above the RX ground.
- 7. It is recommended that the recovered TX UI is calculated using all edges in the 3500 consecutive UI interval with a fit algorithm using a minimization merit function. Least squares and median deviation fits have worked well with experimental and simulated data.

# 17.5 Receiver Compliance Eye Diagrams

The RX eye diagram in Figure 49 is specified using the passive compliance/test measurement load (see Figure 50) in place of any real PCI Express RX component.

Note: In general, the minimum receiver eye diagram measured with the compliance/test measurement load (see Figure 50) is larger than the minimum receiver eye diagram measured over a range of systems at the input receiver of any real PCI Express component. The degraded eye diagram at the input receiver is due to traces internal to the package as well as silicon parasitic characteristics which cause the real PCI Express component to vary in impedance from the compliance/test measurement load. The input receiver eye diagram is implementation specific and is not specified. RX component designer must provide additional margin to adequately compensate for the degraded minimum receiver eye diagram (shown in Figure 49) expected at the input receiver based on some adequate combination of system simulations and the return loss measured looking into the RX package and silicon. The RX eye diagram must be aligned in time using the jitter median to locate the center of the eye diagram.

# 18.3 Signal Definitions

LP-serial links use differential signaling. This section defines terms used in the description and specification of differential signals. Figure 51 shows how the signals are defined. The figures show waveforms for either a transmitter output (TD and  $\overline{TD}$ ) or a receiver input (RD and  $\overline{RD}$ ). Each signal swings between A volts and B volts where A > B. Using these waveforms, the definitions are as follows:

- 1. The transmitter output signals and the receiver input signals TD,  $\overline{\text{TD}}$ , RD, and  $\overline{\text{RD}}$  each have a peak-to-peak swing of A B volts.
- 2. The differential output signal of the transmitter,  $V_{OD}$ , is defined as  $V_{TD} V_{\overline{TD}}$ .
- 3. The differential input signal of the receiver,  $V_{ID}$ , is defined as  $V_{RD} V_{\overline{RD}}$ .
- 4. The differential output signal of the transmitter and the differential input signal of the receiver each range from A B to -(A B) volts.
- 5. The peak value of the differential transmitter output signal and the differential receiver input signal is A B volts.
- 6. The peak-to-peak value of the differential transmitter output signal and the differential receiver input signal is  $2 \times (A B)$  volts.



Figure 51. Differential Peak–Peak Voltage of Transmitter or Receiver

To illustrate these definitions using real values, consider the case of a CML (current mode logic) transmitter that has a common mode voltage of 2.25 V and each of its outputs, TD and TD, has a swing that goes between 2.5 and 2.0 V. Using these values, the peak-to-peak voltage swing of the signals TD and TD is 500 mVp-p. The differential output signal ranges between 500 and -500 mV. The peak differential voltage is 500 mV. The peak-to-peak differential voltage is 1000 mVp-p.

# 18.4 Equalization

With the use of high-speed serial links, the interconnect media causes degradation of the signal at the receiver. Effects such as inter-symbol interference (ISI) or data dependent jitter are produced. This loss can be large enough to degrade the eye opening at the receiver beyond what is allowed in the specification. To negate a portion of these effects, equalization can be used. The most common equalization techniques that can be used are:

- A passive high pass filter network placed at the receiver. This is often referred to as passive equalization.
- The use of active circuits in the receiver. This is often referred to as adaptive equalization.

### Serial RapidIO

Characteristic	Symbol	Range		Unit	Netes
Characteristic	Symbol	Min	Max	Onit	NOICES
Output voltage	V <sub>O</sub>	-0.40	2.30	V	Voltage relative to COMMON of either signal comprising a differential pair
Differential output voltage	V <sub>DIFFPP</sub>	800	1600	mVp-p	_
Deterministic jitter	J <sub>D</sub>	—	0.17	UI p-p	_
Total jitter	J <sub>T</sub>	—	0.35	UI p-p	_
Multiple output skew	S <sub>MO</sub>	—	1000	ps	Skew at the transmitter output between lanes of a multilane link
Unit interval	UI	400	400	ps	±100 ppm

Table 63. Long Run Transmitter AC Timing Specifications—2.5 GBaud

# Table 64. Long Run Transmitter AC Timing Specifications—3.125 GBaud

Characteristic	Symbol	Range		Unit	Notos
	Symbol	Min	Max	Onic	NOIES
Output voltage	V <sub>O</sub>	-0.40	2.30	V	Voltage relative to COMMON of either signal comprising a differential pair
Differential output voltage	V <sub>DIFFPP</sub>	800	1600	mVp-p	_
Deterministic jitter	J <sub>D</sub>	—	0.17	UI p-p	_
Total jitter	J <sub>T</sub>	—	0.35	UI p-p	_
Multiple output skew	S <sub>MO</sub>	—	1000	ps	Skew at the transmitter output between lanes of a multilane link
Unit interval	UI	320	320	ps	±100 ppm

For each baud rate at which an LP-serial transmitter is specified to operate, the output eye pattern of the transmitter shall fall entirely within the unshaded portion of the transmitter output compliance mask shown in Figure 52 with the parameters specified in Table 65 when measured at the output pins of the device and the device is driving a  $100-\Omega \pm 5\%$  differential resistive load. The output eye pattern of an LP-serial

**Package Description** 

# 19.2 Mechanical Dimensions of the HiCTE FC-CBGA and FC-PBGA with Full Lid

The following figures show the mechanical dimensions and bottom surface nomenclature for the MPC8548E HiCTE FC-CBGA and FC-PBGA packages.



the HiCTE FC-CBGA and FC-PBGA with Full Lid

Package Description

Table 72	. MPC8547E	<b>Pinout Listing</b>	(continued)
----------	------------	-----------------------	-------------

Signal	Package Pin Number	Pin Type	Power Supply	Notes
Reserved	AE26	_		2
cfg_pci1_clk	AG24	I	OV <sub>DD</sub>	5
Reserved	AF25	_		101
Reserved	AE25	_	_	2
Reserved	AG25	_	_	2
Reserved	AD24	_	_	2
Reserved	AF24	_		2
Reserved	AD27	_		2
Reserved	AD28, AE27, W17, AF26	_		2
Reserved	AH25	_		2
	DDR SDRAM Memory Interface			
MDQ[0:63]	L18, J18, K14, L13, L19, M18, L15, L14, A17, B17, A13, B12, C18, B18, B13, A12, H18, F18, J14, F15, K19, J19, H16, K15, D17, G16, K13, D14, D18, F17, F14, E14, A7, A6, D5, A4, C8, D7, B5, B4, A2, B1, D1, E4, A3, B2, D2, E3, F3, G4, J5, K5, F6, G5, J6, K4, J1, K2, M5, M3, J3, J2, L1, M6	I/O	GV <sub>DD</sub>	_
MECC[0:7]	H13, F13, F11, C11, J13, G13, D12, M12	I/O	GV <sub>DD</sub>	—
MDM[0:8]	M17, C16, K17, E16, B6, C4, H4, K1, E13	0	GV <sub>DD</sub>	—
MDQS[0:8]	M15, A16, G17, G14, A5, D3, H1, L2, C13	I/O	GV <sub>DD</sub>	—
MDQS[0:8]	L17, B16, J16, H14, C6, C2, H3, L4, D13	I/O	GV <sub>DD</sub>	—
MA[0:15]	A8, F9, D9, B9, A9, L10, M10, H10, K10, G10, B8, E10, B10, G6, A10, L11	0	GV <sub>DD</sub>	_
MBA[0:2]	F7, J7, M11	0	GV <sub>DD</sub>	—
MWE	E7	0	GV <sub>DD</sub>	—
MCAS	H7	0	GV <sub>DD</sub>	—
MRAS	L8	0	GV <sub>DD</sub>	—
MCKE[0:3]	F10, C10, J11, H11	0	GV <sub>DD</sub>	11
MCS[0:3]	K8, J8, G8, F8	0	GV <sub>DD</sub>	—
MCK[0:5]	H9, B15, G2, M9, A14, F1	0	GV <sub>DD</sub>	_
MCK[0:5]	J9, A15, G1, L9, B14, F2	0	GV <sub>DD</sub>	_
MODT[0:3]	E6, K6, L7, M7	0	GV <sub>DD</sub>	—
MDIC[0:1]	A19, B19	I/O	GV <sub>DD</sub>	36

Signal	Package Pin Number	Pin Type	Power Supply	Notes
TSEC2_TX_ER	R10	0	LV <sub>DD</sub>	5, 9, 33
Three	e-Speed Ethernet Controller (Gigabit Ethe	ernet 3)		
TSEC3_TXD[3:0]	V8, W10, Y10, W7	0	TV <sub>DD</sub>	5, 9, 29
TSEC3_RXD[3:0]	Y1, W3, W5, W4	I	TV <sub>DD</sub>	_
TSEC3_GTX_CLK	W8	0	TV <sub>DD</sub>	_
TSEC3_RX_CLK	W2	I	TV <sub>DD</sub>	_
TSEC3_RX_DV	W1	I	TV <sub>DD</sub>	—
TSEC3_RX_ER	Y2	I	TV <sub>DD</sub>	_
TSEC3_TX_CLK	V10	I	TV <sub>DD</sub>	_
TSEC3_TX_EN	V9	0	TV <sub>DD</sub>	30
Three	-Speed Ethernet Controller (Gigabit Ethe	ernet 4)	<u> </u>	
TSEC4_TXD[3:0]/TSEC3_TXD[7:4]	AB8, Y7, AA7, Y8	0	TV <sub>DD</sub>	1, 5, 9, 29
TSEC4_RXD[3:0]/TSEC3_RXD[7:4]	AA1, Y3, AA2, AA4	I	TV <sub>DD</sub>	1
TSEC4_GTX_CLK	AA5	0	TV <sub>DD</sub>	
TSEC4_RX_CLK/TSEC3_COL	Y5	I	TV <sub>DD</sub>	1
TSEC4_RX_DV/TSEC3_CRS	AA3	I/O	TV <sub>DD</sub>	1, 31
TSEC4_TX_EN/TSEC3_TX_ER	AB6	0	TV <sub>DD</sub>	1, 30
· · ·	DUART			
UART_CTS[0:1]	AB3, AC5	I	OV <sub>DD</sub>	—
UART_RTS[0:1]	AC6, AD7	0	OV <sub>DD</sub>	—
UART_SIN[0:1]	AB5, AC7	I	OV <sub>DD</sub>	—
UART_SOUT[0:1]	AB7, AD8	0	OV <sub>DD</sub>	—
· · ·	I <sup>2</sup> C Interface			
IIC1_SCL	AG22	I/O	OV <sub>DD</sub>	4, 27
IIC1_SDA	AG21	I/O	OV <sub>DD</sub>	4, 27
IIC2_SCL	AG15	I/O	OV <sub>DD</sub>	4, 27
IIC2_SDA	AG14	I/O	OV <sub>DD</sub>	4, 27
· · · · · ·	SerDes	·		
SD_RX[0:3]	M28, N26, P28, R26	I	XV <sub>DD</sub>	—
SD_RX[0:3]	M27, N25, P27, R25	I	XV <sub>DD</sub>	—
SD_TX[0:3]	M22, N20, P22, R20	0	XV <sub>DD</sub>	_
SD_TX[0:3]	M23, N21, P23, R21	0	XV <sub>DD</sub>	—
Reserved	W26, Y28, AA26, AB28	—	<u> </u>	40
Reserved	W25, Y27, AA25, AB27	—	-	40

# Table 72. MPC8547E Pinout Listing (continued)

### Package Description

Signal	Package Pin Number	Pin Type	Power Supply	Notes
MDIC[0:1]	A19, B19	I/O	GV <sub>DD</sub>	36
	Local Bus Controller Interface			
LAD[0:31]	E27, B20, H19, F25, A20, C19, E28, J23, A25, K22, B28, D27, D19, J22, K20, D28, D25, B25, E22, F22, F21, C25, C22, B23, F20, A23, A22, E19, A21, D21, F19, B21	I/O	BV <sub>DD</sub>	
LDP[0:3]	K21, C28, B26, B22	I/O	BV <sub>DD</sub>	
LA[27]	H21	0	BV <sub>DD</sub>	5, 9
LA[28:31]	H20, A27, D26, A28	0	BV <sub>DD</sub>	5, 7, 9
LCS[0:4]	J25, C20, J24, G26, A26	0	BV <sub>DD</sub>	—
LCS5/DMA_DREQ2	D23	I/O	BV <sub>DD</sub>	1
LCS6/DMA_DACK2	G20	0	BV <sub>DD</sub>	1
LCS7/DMA_DDONE2	E21	0	BV <sub>DD</sub>	1
LWE0/LBS0/LSDDQM[0]	G25	0	BV <sub>DD</sub>	5, 9
LWE1/LBS1/LSDDQM[1]	C23	0	BV <sub>DD</sub>	5, 9
LWE2/LBS2/LSDDQM[2]	J21	0	BV <sub>DD</sub>	5, 9
LWE3/LBS3/LSDDQM[3]	A24	0	BV <sub>DD</sub>	5, 9
LALE	H24	0	BV <sub>DD</sub>	5, 8, 9
LBCTL	G27	0	BV <sub>DD</sub>	5, 8, 9
LGPL0/LSDA10	F23	0	BV <sub>DD</sub>	5, 9
LGPL1/LSDWE	G22	0	BV <sub>DD</sub>	5, 9
LGPL2/LOE/LSDRAS	B27	0	BV <sub>DD</sub>	5, 8, 9
LGPL3/LSDCAS	F24	0	BV <sub>DD</sub>	5, 9
LGPL4/LGTA/LUPWAIT/LPBSE	H23	I/O	BV <sub>DD</sub>	—
LGPL5	E26	0	BV <sub>DD</sub>	5, 9
LCKE	E24	0	BV <sub>DD</sub>	—
LCLK[0:2]	E23, D24, H22	0	BV <sub>DD</sub>	—
LSYNC_IN	F27	I	BV <sub>DD</sub>	—
LSYNC_OUT	F28	0	BV <sub>DD</sub>	—
DMA				
DMA_DACK[0:1]	AD3, AE1	0	OV <sub>DD</sub>	5, 9, 106
DMA_DREQ[0:1]	AD4, AE2	I	OV <sub>DD</sub>	-
DMA_DDONE[0:1]	AD2, AD1	0	OV <sub>DD</sub>	-
Programmable Interrupt Controller				

# Table 74. MPC8543E Pinout Listing (continued)

Signal	Package Pin Number	Pin Type	Power Supply	Notes
MWE	E7	0	GV <sub>DD</sub>	_
MCAS	H7	0	GV <sub>DD</sub>	_
MRAS	L8	0	GV <sub>DD</sub>	
MCKE[0:3]	F10, C10, J11, H11	0	GV <sub>DD</sub>	11
MCS[0:3]	K8, J8, G8, F8	0	GV <sub>DD</sub>	
MCK[0:5]	H9, B15, G2, M9, A14, F1	0	GV <sub>DD</sub>	_
MCK[0:5]	J9, A15, G1, L9, B14, F2	0	GV <sub>DD</sub>	
MODT[0:3]	E6, K6, L7, M7	0	GV <sub>DD</sub>	_
MDIC[0:1]	A19, B19	I/O	GV <sub>DD</sub>	36
	Local Bus Controller Interface			
LAD[0:31]	E27, B20, H19, F25, A20, C19, E28, J23, A25, K22, B28, D27, D19, J22, K20, D28, D25, B25, E22, F22, F21, C25, C22, B23, F20, A23, A22, E19, A21, D21, F19, B21	I/O	BV <sub>DD</sub>	
LDP[0:3]	K21, C28, B26, B22	I/O	BV <sub>DD</sub>	
LA[27]	H21	0	BV <sub>DD</sub>	5, 9
LA[28:31]	H20, A27, D26, A28	0	BV <sub>DD</sub>	5, 7, 9
LCS[0:4]	J25, C20, J24, G26, A26	0	BV <sub>DD</sub>	_
LCS5/DMA_DREQ2	D23	I/O	BV <sub>DD</sub>	1
LCS6/DMA_DACK2	G20	0	BV <sub>DD</sub>	1
LCS7/DMA_DDONE2	E21	0	BV <sub>DD</sub>	1
LWE0/LBS0/LSDDQM[0]	G25	0	BV <sub>DD</sub>	5, 9
LWE1/LBS1/LSDDQM[1]	C23	0	BV <sub>DD</sub>	5, 9
LWE2/LBS2/LSDDQM[2]	J21	0	BV <sub>DD</sub>	5, 9
LWE3/LBS3/LSDDQM[3]	A24	0	BV <sub>DD</sub>	5, 9
LALE	H24	0	BV <sub>DD</sub>	5, 8, 9
LBCTL	G27	0	BV <sub>DD</sub>	5, 8, 9
LGPL0/LSDA10	F23	0	BV <sub>DD</sub>	5, 9
LGPL1/LSDWE	G22	0	BV <sub>DD</sub>	5, 9
LGPL2/LOE/LSDRAS	B27	0	BV <sub>DD</sub>	5, 8, 9
LGPL3/LSDCAS	F24	0	BV <sub>DD</sub>	5, 9
LGPL4/LGTA/LUPWAIT/LPBSE	H23	I/O	BV <sub>DD</sub>	
LGPL5	E26	0	BV <sub>DD</sub>	5, 9
LCKE	E24	0	BV <sub>DD</sub>	
LCLK[0:2]	E23, D24, H22	0	BV <sub>DD</sub>	_

#### System Design Information



### Notes:

- 1. The COP port and target board must be able to independently assert HRESET and TRST to the processor in order to fully control the processor as shown here.
- 2. Populate this with a 10– $\Omega$  resistor for short-circuit/current-limiting protection.
- 3. The KEY location (pin 14) is not physically present on the COP header.
- 4. Although pin 12 is defined as a No-Connect, some debug tools may use pin 12 as an additional GND pin for improved signal integrity.
- This switch is included as a precaution for BSDL testing. The switch must be closed to position A during BSDL testing to avoid accidentally asserting the TRST line. If BSDL testing is not being performed, this switch must be closed to position B.
- 6. Asserting SRESET causes a machine check interrupt to the e500 core.

### Figure 63. JTAG Interface Connection

#### How to Reach Us:

Home Page: www.freescale.com

#### Web Support: http://www.freescale.com/support

USA/Europe or Locations Not Listed: Freescale Semiconductor, Inc. Technical Information Center, EL516 2100 East Elliot Road

2100 East Elliot Road Tempe, Arizona 85284 1-800-521-6274 or +1-480-768-2130 www.freescale.com/support

#### Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) www.freescale.com/support

#### Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

#### Asia/Pacific:

Freescale Semiconductor China Ltd. Exchange Building 23F No. 118 Jianguo Road Chaoyang District Beijing 100022 China +86 10 5879 8000 support.asia@freescale.com Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life. or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale, the Freescale logo, CodeWarrior, ColdFire, PowerQUICC, QorIQ, StarCore, and Symphony are trademarks of Freescale Semiconductor, Inc. Reg., U.S. Pat. & Tm. Off. CoreNet, QorIQ Qonverge, QUICC Engine, and VortiQa are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © 2012 Freescale Semiconductor, Inc.

Document Number: MPC8548EEC Rev. 9 02/2012



