E·XFL



Welcome to E-XFL.COM

Understanding Embedded - Microprocessors

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

Applications of **Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

Details

Product Status	Obsolete
Core Processor	PowerPC e500
Number of Cores/Bus Width	1 Core, 32-Bit
Speed	1.5GHz
Co-Processors/DSP	Signal Processing; SPE, Security; SEC
RAM Controllers	DDR, DDR2, SDRAM
Graphics Acceleration	No
Display & Interface Controllers	-
Ethernet	10/100/1000Mbps (4)
SATA	-
USB	-
Voltage - I/O	1.8V, 2.5V, 3.3V
Operating Temperature	0°C ~ 105°C (TA)
Security Features	Cryptography, Random Number Generator
Package / Case	783-BBGA, FCBGA
Supplier Device Package	783-FCBGA (29x29)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/mpc8548evtavhb

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

4 Input Clocks

This section discusses the timing for the input clocks.

4.1 System Clock Timing

The following table provides the system clock (SYSCLK) AC timing specifications for the device.

Table 5. SYSCLK AC Timing Specifications

At recommended operating conditions (see Table 2) with $OV_{DD} = 3.3 \text{ V} \pm 165 \text{ mV}$.

Parameter/Condition	Symbol	Min	Тур	Мах	Unit	Notes
SYSCLK frequency	f _{SYSCLK}	16	—	133	MHz	1, 6, 7, 8
SYSCLK cycle time	t _{SYSCLK}	7.5	—	60	ns	6, 7, 8
SYSCLK rise and fall time	t _{KH} , t _{KL}	0.6	1.0	1.2	ns	2
SYSCLK duty cycle	t _{KHK} /t _{SYSCLK}	40	—	60	%	3
SYSCLK jitter	_	—	—	±150	ps	4, 5

Notes:

- Caution: The CCB clock to SYSCLK ratio and e500 core to CCB clock ratio settings must be chosen such that the resulting SYSCLK frequency, e500 (core) frequency, and CCB clock frequency do not exceed their respective maximum or minimum operating frequencies. See Section 20.2, "CCB/SYSCLK PLL Ratio," and Section 20.3, "e500 Core PLL Ratio," for ratio settings.
- 2. Rise and fall times for SYSCLK are measured at 0.6 and 2.7 V.
- 3. Timing is guaranteed by design and characterization.
- 4. This represents the total input jitter—short term and long term—and is guaranteed by design.
- 5. The SYSCLK driver's closed loop jitter bandwidth must be <500 kHz at -20 dB. The bandwidth must be set low to allow cascade-connected PLL-based devices to track SYSCLK drivers with the specified jitter.
- 6. This parameter has been adjusted slower according to the workaround for device erratum GEN 13.
- 7. For spread spectrum clocking. Guidelines are + 0% to -1% down spread at modulation rate between 20 and 60 kHz on SYSCLK.
- 8. System with operating core frequency less than 1200 MHz must limit SYSCLK frequency to 100 MHz maximum.

4.2 Real Time Clock Timing

The RTC input is sampled by the platform clock (CCB clock). The output of the sampling latch is then used as an input to the counters of the PIC and the TimeBase unit of the e500. There is no jitter specification. The minimum pulse width of the RTC signal must be greater than 2x the period of the CCB clock. That is, minimum clock high time is $2 \times t_{CCB}$, and minimum clock low time is $2 \times t_{CCB}$. There is no minimum RTC frequency; RTC may be grounded if not needed.

4.3 eTSEC Gigabit Reference Clock Timing

The following table provides the eTSEC gigabit reference clocks (EC_GTX_CLK125) AC timing specifications for the device.

Parameter/Condition	Symbol	Min	Тур	Мах	Unit	Notes
EC_GTX_CLK125 frequency	f _{G125}	—	125	—	MHz	
EC_GTX_CLK125 cycle time	t _{G125}	—	8	—	ns	
EC_GTX_CLK125 rise and fall time L/TVDD = 2.5 V L/TVDD = 3.3 V	t _{G125R} , t _{G125F}	_	_	0.75 1.0	ns	1
EC_GTX_CLK125 duty cycle GMII, TBI 1000Base-T for RGMII, RTBI	t _{G125H} /t _{G125}	45 47	_	55 53	%	2, 3

Table 6. EC_	GTX_CLK125	AC Timing	Specifications
--------------	------------	-----------	----------------

Notes:

1. Rise and fall times for EC_GTX_CLK125 are measured from 0.5 and 2.0 V for L/TV_{DD} = 2.5 V, and from 0.6 and 2.7 V for L/TV_{DD} = 3.3 V.

- 2. Timing is guaranteed by design and characterization.
- 3. EC_GTX_CLK125 is used to generate the GTX clock TSEC*n*_GTX_CLK for the eTSEC transmitter with 2% degradation. EC_GTX_CLK125 duty cycle can be loosened from 47/53% as long as the PHY device can tolerate the duty cycle generated by the TSEC*n*_GTX_CLK. See Section 8.2.6, "RGMII and RTBI AC Timing Specifications," for duty cycle for 10Base-T and 100Base-T reference clock.

4.4 PCI/PCI-X Reference Clock Timing

When the PCI/PCI-X controller is configured for asynchronous operation, the reference clock for the PCI/PCI-x controller is not the SYSCLK input, but instead the PCIn_CLK. The following table provides the PCI/PCI-X reference clock AC timing specifications for the device.

	Table 7.	PCIn_	CLK AC	Timing	S	pecifications
--	----------	-------	--------	--------	---	---------------

At recommended operating conditions (see Table 2) with $OV_{DD} = 3.3 \text{ V} \pm 165 \text{ mV}$.

Parameter/Condition	Symbol	Min	Тур	Max	Unit	Notes
PCIn_CLK frequency	f _{PCICLK}	16	_	133	MHz	—
PCIn_CLK cycle time	t _{PCICLK}	7.5	_	60	ns	—
PCIn_CLK rise and fall time	t _{PCIKH} , t _{PCIKL}	0.6	1.0	2.1	ns	1, 2
PCIn_CLK duty cycle	t _{PCIKHKL} /t _{PCICLK}	40		60	%	2

Notes:

1. Rise and fall times for SYSCLK are measured at 0.6 and 2.7 V.

2. Timing is guaranteed by design and characterization.

Parameter	Symbol ¹	Min	Max	Unit	Notes
LGTA/LUPWAIT input hold from local bus clock	t _{LBIXKL2}	-1.3		ns	4, 5
LALE output transition to LAD/LDP output transition (LATCH hold time)	t _{LBOTOT}	1.5		ns	6
Local bus clock to output valid (except LAD/LDP and LALE)	t _{LBKLOV1}	_	-0.3	ns	
Local bus clock to data valid for LAD/LDP	t _{LBKLOV2}	_	-0.1	ns	4
Local bus clock to address valid for LAD	t _{LBKLOV3}	_	0	ns	4
Local bus clock to LALE assertion	t _{LBKLOV4}	_	0	ns	4
Output hold from local bus clock (except LAD/LDP and LALE)	t _{LBKLOX1}	-3.7	_	ns	4
Output hold from local bus clock for LAD/LDP	t _{LBKLOX2}	-3.7	_	ns	4
Local bus clock to output high Impedance (except LAD/LDP and LALE)	t _{LBKLOZ1}	_	0.2	ns	7
Local bus clock to output high impedance for LAD/LDP	t _{LBKLOZ2}		0.2	ns	7

Table 42. Local Bus Timing Parameters—PLL Bypassed (continued)

Notes:

The symbols used for timing specifications follow the pattern of t<sub>(first two letters of functional block)(signal)(state)(reference)(state) for inputs and t_{(first two letters of functional block)(reference)(state)(signal)(state)} for outputs. For example, t_{LBIXKH1} symbolizes local bus timing (LB) for the input (I) to go invalid (X) with respect to the time the t_{LBK} clock reference (K) goes high (H), in this case for clock one (1). Also, t_{LBKH0X} symbolizes local bus timing (LB) for the t_{LBK} clock reference (K) to go high (H), with respect to the output (O) going invalid (X) or output hold time.
</sub>

 All timings are in reference to local bus clock for PLL bypass mode. Timings may be negative with respect to the local bus clock because the actual launch and capture of signals is done with the internal launch/capture clock, which precedes LCLK by t_{LBKHKT}.

3. Maximum possible clock skew between a clock LCLK[m] and a relative clock LCLK[n]. Skew measured between complementary signals at BV_{DD}/2.

4. All signals are measured from $BV_{DD}/2$ of the rising edge of local bus clock for PLL bypass mode to $0.4 \times BV_{DD}$ of the signal in question for 3.3-V signaling levels.

5. Input timings are measured at the pin.

6. The value of t_{LBOTOT} is the measurement of the minimum time between the negation of LALE and any change in LAD.

7. For purposes of active/float timing measurements, the Hi-Z or off state is defined to be when the total current delivered through the component pin is less than or equal to the leakage current specification.

- 8. Guaranteed by characterization.
- 9. Guaranteed by design.

Local Bus



Figure 26. Local Bus Signals, GPCM/UPM Signals for LCCR[CLKDIV] = 4 (PLL Bypass Mode)

11 Programmable Interrupt Controller

In IRQ edge trigger mode, when an external interrupt signal is asserted (according to the programmed polarity), it must remain the assertion for at least 3 system clocks (SYSCLK periods).

12 JTAG

This section describes the DC and AC electrical specifications for the IEEE 1149.1 (JTAG) interface of the device.

12.1 JTAG DC Electrical Characteristics

This table provides the DC electrical characteristics for the JTAG interface.

Parameter	Symbol ¹	Min	Мах	Unit
High-level input voltage	V _{IH}	2	OV _{DD} + 0.3	V
Low-level input voltage	V _{IL}	-0.3	0.8	V
Input current ($V_{IN}^{1} = 0 V \text{ or } V_{IN} = V_{DD}$)	I _{IN}	—	±5	μΑ
High-level output voltage ($OV_{DD} = min, I_{OH} = -2 mA$)	V _{OH}	2.4	—	V
Low-level output voltage (OV _{DD} = min, I _{OL} = 2 mA)	V _{OL}	—	0.4	V

 Table 43. JTAG DC Electrical Characteristics

Note:

1. Note that the symbol V_{IN} in this case, represents the OV_{IN}

12.2 JTAG AC Electrical Specifications

This table provides the JTAG AC timing specifications as defined in Figure 30 through Figure 32.

Parameter	Symbol ²	Min	Мах	Unit	Notes
JTAG external clock frequency of operation	f _{JTG}	0	33.3	MHz	—
JTAG external clock cycle time	t _{JTG}	30	—	ns	—
JTAG external clock pulse width measured at 1.4 V	t _{JTKHKL}	15	—	ns	—
JTAG external clock rise and fall times	t _{JTGR} & t _{JTGF}	0	2	ns	6
TRST assert time	t _{TRST}	25	—	ns	3
Input setup times: Boundary-scan data TMS, TDI	t _{JTDVKH} t _{JTIVKH}	4 0	_	ns	4
Input hold times: Boundary-scan data TMS, TDI	t _{JTDXKH} t _{JTIXKH}	20 25		ns	4

Table 44. JTAG AC Timing Specifications (Independent of SYSCLK)¹

3.	The maximum t _{I2DXKL}	has only to be met if the device does not stretch the LOW period (t_{I2CL}) of the SCL signal	al.

For the detail of I²C frequency calculation, see Determining the I²C Frequency Divider Ratio for SCL (AN2919). Note that the

200 MHz

390 kHz

0x26

512

133 MHz

346 kHz

0x00

384

4. Guaranteed by design.

FDR bit setting

I²C source clock frequency

Actual FDR divider selected

Actual I²C SCL frequency generated

Figure 33 provides the AC test load for the I^2C .



Figure 33. I²C AC Test Load

57

Table 46. I²C AC Electrical Specifications (continued)

Parameter	Symbol ¹	Min	Мах	Unit	Notes
Noise margin at the LOW level for each connected device (including hysteresis)	V _{NL}	$0.1 \times OV_{DD}$	—	V	—
Noise margin at the HIGH level for each connected device (including hysteresis)	V _{NH}	$0.2 \times OV_{DD}$	—	V	_

Notes:

1. The symbols used for timing specifications follow the pattern of t_{(first two letters of functional block)(signal)(state)(reference)(state) for inputs and t_(first two letters of functional block)(reference)(state)(signal)(state) for outputs. For example, t_{12DVKH} symbolizes I²C timing (I2) with respect to the time data input signals (D) reach the valid state (V) relative to the t_{12C} clock reference (K) going to the high (H) state or setup time. Also, t_{12SXKL} symbolizes I²C timing (I2) for the time that the data with respect to the start condition (S) went invalid (X) relative to the t_{12C} clock reference (K) going to the stop condition (P) reaching the valid state (V) relative to the t_{12C} clock reference (K) going to the high (H) state or setup time. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).}

2. As a transmitter, the device provides a delay time of at least 300 ns for the SDA signal (see the V_{IH}(min) of the SCL signal) to bridge the undefined region of the falling edge of SCL to avoid unintended generation of Start or Stop condition. When the device acts as the I²C bus master while transmitting, the device drives both SCL and SDA. As long as the load on SCL and SDA are balanced, the device would not cause unintended generation of Start or Stop condition. Therefore, the 300 ns SDA output delay time is not a concern. If, under some rare condition, the 300 ns SDA output delay time is required for the device as a transmitter, the following setting is recommended for the FDR bit field of the I2CFDR register to ensure both the desired I²C SCL clock frequency and SDA output delay time are achieved, assuming that the desired I²C SCL clock frequency is 400 kHz and the Digital Filter Sampling Rate Register (I2CDFSRR) is programmed with its default setting of 0x10 (decimal 16):

266 MHz

378 kHz

0x05

704

333 MHz

0x2A

371 kHz

896

I²C source clock frequency is half of the CCB clock frequency for the device.

Table 53. PCI-X AC Timing Specifications at 66 MHz (continued)

Parameter	Symbol	Min	Max	Unit	Notes
HRESET to PCI-X initialization pattern hold time	t _{PCRHIX}	0	50	ns	6, 11

Notes:

- 1. See the timing measurement conditions in the PCI-X 1.0a Specification.
- 2. Minimum times are measured at the package pin (not the test point). Maximum times are measured with the test point and load circuit.
- 3. Setup time for point-to-point signals applies to REQ and GNT only. All other signals are bused.
- 4. For purposes of active/float timing measurements, the Hi-Z or off state is defined to be when the total current delivered through the component pin is less than or equal to the leakage current specification.
- 5. Setup time applies only when the device is not driving the pin. Devices cannot drive and receive signals at the same time.
- 6. Maximum value is also limited by delay to the first transaction (time for HRESET high to first configuration access, t_{PCRHFV}). The PCI-X initialization pattern control signals after the rising edge of HRESET must be negated no later than two clocks before the first FRAME and must be floated no later than one clock before FRAME is asserted.
- 7. A PCI-X device is permitted to have the minimum values shown for t_{PCKHOV} and t_{CYC} only in PCI-X mode. In conventional mode, the device must meet the requirements specified in PCI 2.2 for the appropriate clock frequency.
- 8. Device must meet this specification independent of how many outputs switch simultaneously.

9. The timing parameter t_{PCRHFV} is a minimum of 10 clocks rather than the minimum of 5 clocks in the PCI-X 1.0a Specification.

10.Guaranteed by characterization.

11.Guaranteed by design.

This table provides the PCI-X AC timing specifications at 133 MHz. Note that the maximum PCI-X frequency in synchronous mode is 110 MHz.

Parameter	Symbol	Min	Max	Unit	Notes
SYSCLK to signal valid delay	^t PCKHOV		3.8	ns	1, 2, 3, 7, 8
Output hold from SYSCLK	t _{PCKHOX}	0.7	_	ns	1, 11
SYSCLK to output high impedance	t _{PCKHOZ}		7	ns	1, 4, 8, 12
Input setup time to SYSCLK	t _{PCIVKH}	1.2	_	ns	3, 5, 9, 11
Input hold time from SYSCLK	t _{PCIXKH}	0.5	_	ns	11
REQ64 to HRESET setup time	t _{PCRVRH}	10	_	clocks	12
HRESET to REQ64 hold time	t _{PCRHRX}	0	50	ns	12
HRESET high to first FRAME assertion	t _{PCRHFV}	10	_	clocks	10, 12
PCI-X initialization pattern to HRESET setup time	^t PCIVRH	10	_	clocks	12

Table 54. PCI-X AC Timing Specifications at 133 MHz

of a balanced interchange circuit and ground. In this example, for SerDes output, $V_{cm_out} = V_{SD_TX} + V_{\overline{SD}_TX} = (A + B)/2$, which is the arithmetic mean of the two complimentary output voltages within a differential pair. In a system, the common mode voltage may often differ from one component's output to the other's input. Sometimes, it may be even different between the receiver input and driver output circuits within the same component. It is also referred to as the DC offset.



To illustrate these definitions using real values, consider the case of a CML (current mode logic) transmitter that has a common mode voltage of 2.25 V and each of its outputs, TD and TD, has a swing that goes between 2.5 and 2.0 V. Using these values, the peak-to-peak voltage swing of each signal (TD or TD) is 500 mVp-p, which is referred as the single-ended swing for each signal. In this example, since the differential signaling environment is fully symmetrical, the transmitter output's differential swing (V_{OD}) has the same amplitude as each signal's single-ended swing. The differential output signal ranges between 500 and -500 mV, in other words, V_{OD} is 500 mV in one phase and -500 mV in the other phase. The peak differential voltage (V_{DIFFp}) is 500 mV. The peak-to-peak differential voltage (V_{DIFFp}) is 1000 mVp-p.

16.2 SerDes Reference Clocks

The SerDes reference clock inputs are applied to an internal PLL whose output creates the clock used by the corresponding SerDes lanes. The SerDes reference clocks inputs are SD_REF_CLK and SD_REF_CLK for PCI Express and serial RapidIO.

The following sections describe the SerDes reference clock requirements and some application information.

16.2.1 SerDes Reference Clock Receiver Characteristics

Figure 39 shows a receiver reference diagram of the SerDes reference clocks.

- The supply voltage requirements for $XV_{DD SRDS2}$ are specified in Table 1 and Table 2.
- SerDes Reference clock receiver reference circuit structure:

components are included in this requirement. The reference impedance for return loss measurements is $100-\Omega$ resistive for differential return loss and $25-\Omega$ resistive for common mode.

Characteristic	Symbol	Range		Unit	Notes
onaraoteristic	Cymbol	Min	Мах	onit	Notes
Differential input voltage	V _{IN}	200	1600	mVp-p	Measured at receiver
Deterministic jitter tolerance	J _D	0.37	—	UI p-p	Measured at receiver
Combined deterministic and random jitter tolerance	J _{DR}	0.55	—	UI p-p	Measured at receiver
Total jitter tolerance ¹	J _T	0.65	—	UI p-p	Measured at receiver
Multiple input skew	S _{MI}	_	24	ns	Skew at the receiver input between lanes of a multilane link
Bit error rate	BER	_	10 ⁻¹²	—	—
Unit interval	UI	800	800	ps	±100 ppm

Table 66	. Receiver	AC	Timing	Specification	ns—1.25 GBaud
----------	------------	----	--------	---------------	---------------

Note:

1. Total jitter is composed of three components, deterministic jitter, random jitter, and single frequency sinusoidal jitter. The sinusoidal jitter may have any amplitude and frequency in the unshaded region of Figure 53. The sinusoidal jitter component is included to ensure margin for low frequency jitter, wander, noise, crosstalk, and other variable system effects.

Table 67. Receiver AC Timing Specifications—2.5 GBaud

Characteristic	Symbol	Range		Unit	Notos	
Gharacteristic	Symbol	Min	Max	Unit	NOICS	
Differential input voltage	V _{IN}	200	1600	mVp-p	Measured at receiver	
Deterministic jitter tolerance	J _D	0.37	—	UI p-p	Measured at receiver	
Combined deterministic and random jitter tolerance	J _{DR}	0.55	—	UI p-p	Measured at receiver	
Total jitter tolerance ¹	J _T	0.65	—	UI p-p	Measured at receiver	
Multiple input skew	S _{MI}	—	24	ns	Skew at the receiver input between lanes of a multilane link	
Bit error rate	BER	—	10 ⁻¹²		_	
Unit interval	UI	400	400	ps	±100 ppm	

Note:

1. Total jitter is composed of three components, deterministic jitter, random jitter, and single frequency sinusoidal jitter. The sinusoidal jitter may have any amplitude and frequency in the unshaded region of Figure 53. The sinusoidal jitter component is included to ensure margin for low frequency jitter, wander, noise, crosstalk, and other variable system effects.

18.8 Receiver Eye Diagrams

For each baud rate at which an LP-serial receiver is specified to operate, the receiver shall meet the corresponding bit error rate specification (Table 66, Table 67, and Table 68) when the eye pattern of the receiver test signal (exclusive of sinusoidal jitter) falls entirely within the unshaded portion of the receiver input compliance mask shown in Figure 54 with the parameters specified in Table 69. The eye pattern of the receiver test signal is measured at the input pins of the receiving device with the device replaced with a $100-\Omega \pm 5\%$ differential resistive load.



Figure 54. Receiver Input Compliance Mask

Table 69. Receiver Input Compliance Mask Parameters Exclusive of Sinusoidal Jitter

Receiver Type	V _{DIFF} min (mV)	V _{DIFF} max (mV)	A (UI)	B (UI)
1.25 GBaud	100	800	0.275	0.400
2.5 GBaud	100	800	0.275	0.400
3.125 GBaud	100	800	0.275	0.400

18.9 Measurement and Test Requirements

Since the LP-serial electrical specification are guided by the XAUI electrical interface specified in Clause 47 of IEEE Std. 802.3ae-2002, the measurement and test requirements defined here are similarly guided by Clause 47. Additionally, the CJPAT test pattern defined in Annex 48A of IEEE Std.

Package Description

19.2 Mechanical Dimensions of the HiCTE FC-CBGA and FC-PBGA with Full Lid

The following figures show the mechanical dimensions and bottom surface nomenclature for the MPC8548E HiCTE FC-CBGA and FC-PBGA packages.



the HiCTE FC-CBGA and FC-PBGA with Full Lid

Table 71. MPC8548E Pinout Listing (continued)

Signal	Package Pin Number	Pin Type	Power Supply	Notes
MWE	E7	0	GV _{DD}	—
MCAS	H7	0	GV _{DD}	_
MRAS	L8	0	GV _{DD}	_
MCKE[0:3]	F10, C10, J11, H11	0	GV _{DD}	11
MCS[0:3]	K8, J8, G8, F8	0	GV _{DD}	_
MCK[0:5]	H9, B15, G2, M9, A14, F1	0	GV _{DD}	—
MCK[0:5]	J9, A15, G1, L9, B14, F2	0	GV _{DD}	—
MODT[0:3]	E6, K6, L7, M7	0	GV _{DD}	—
MDIC[0:1]	A19, B19	I/O	GV _{DD}	36
	Local Bus Controller Interface			•
LAD[0:31]	E27, B20, H19, F25, A20, C19, E28, J23, A25, K22, B28, D27, D19, J22, K20, D28, D25, B25, E22, F22, F21, C25, C22, B23, F20, A23, A22, E19, A21, D21, F19, B21	I/O	BV _{DD}	_
LDP[0:3]	K21, C28, B26, B22	I/O	BV _{DD}	—
LA[27]	H21	0	BV _{DD}	5, 9
LA[28:31]	H20, A27, D26, A28	0	BV _{DD}	5, 7, 9
LCS[0:4]	J25, C20, J24, G26, A26	0	ΒV _{DD}	
LCS5/DMA_DREQ2	D23	I/O	BV _{DD}	1
LCS6/DMA_DACK2	G20	0	BV _{DD}	1
LCS7/DMA_DDONE2	E21	0	BV _{DD}	1
LWE0/LBS0/LSDDQM[0]	G25	0	BV _{DD}	5, 9
LWE1/LBS1/LSDDQM[1]	C23	0	BV _{DD}	5, 9
LWE2/LBS2/LSDDQM[2]	J21	0	BV _{DD}	5, 9
LWE3/LBS3/LSDDQM[3]	A24	0	BV _{DD}	5, 9
LALE	H24	0	BV _{DD}	5, 8, 9
LBCTL	G27	0	BV _{DD}	5, 8, 9
LGPL0/LSDA10	F23	0	BV _{DD}	5, 9
LGPL1/LSDWE	G22	0	BV _{DD}	5, 9
LGPL2/LOE/LSDRAS	B27	0	BV _{DD}	5, 8, 9
LGPL3/LSDCAS	F24	0	BV _{DD}	5, 9
LGPL4/LGTA/LUPWAIT/LPBSE	H23	I/O	BV _{DD}	_
LGPL5	E26	0	BV _{DD}	5, 9
LCKE	E24	0	BV _{DD}	_
LCLK[0:2]	E23, D24, H22	0	BV _{DD}	—

Signal	Package Pin Number	Pin Type	Power Supply	Notes
Thr	ee-Speed Ethernet Controller (Gigabit Ethe	rnet 2)		
TSEC2 RXDI7:01	P2. R2. N1. N2. P3. M2. M1. N3		LVpp	_
TSEC2 TXD[7:0]	N9, N10, P8, N7, R9, N5, R8, N6	0		5, 9, 33
	P1			
	R6			20
TSEC2 GTX CLK	P6	0		20
TSEC2 BX CLK	NA			
	P5			
TSEC2 BX ER	R1			
	P10			
	P7			20
	P10	0		5 0 22
13L02_1A_EN	RTU	rnot 2)	∟v DD	5, 9, 55
				5 0 00
		0		5, 9, 29
	¥1, VV3, VV5, VV4	1		
ISEC3_GIX_CLK	W8	0		
TSEC3_RX_CLK	W2		TV _{DD}	—
TSEC3_RX_DV	W1		TV _{DD}	
TSEC3_RX_ER	Y2		TV _{DD}	—
TSEC3_TX_CLK	V10	I	TV _{DD}	—
TSEC3_TX_EN	V9	0	TV _{DD}	30
Thr	ee-Speed Ethernet Controller (Gigabit Ethe	rnet 4)		
TSEC4_TXD[3:0]/TSEC3_TXD[7:4]	AB8, Y7, AA7, Y8	0	TV _{DD}	1, 5, 9, 29
TSEC4_RXD[3:0]/TSEC3_RXD[7:4]	AA1, Y3, AA2, AA4	I	TV _{DD}	1
TSEC4_GTX_CLK	AA5	0	TV _{DD}	—
TSEC4_RX_CLK/TSEC3_COL	Y5	I	TV _{DD}	1
TSEC4_RX_DV/TSEC3_CRS	AA3	I/O	TV _{DD}	1, 31
TSEC4_TX_EN/TSEC3_TX_ER	AB6	0	TV _{DD}	1, 30
· · · ·	DUART		•	•
UART_CTS[0:1]	AB3, AC5	I	OV _{DD}	—
UART_RTS[0:1]	AC6, AD7	0	OV _{DD}	—
UART_SIN[0:1]	AB5, AC7	I	OV _{DD}	—
UART_SOUT[0:1]	AB7, AD8	0	OV _{DD}	—

Table 71. MPC8548E Pinout Listing (continued)

Package Description

Signal	Package Pin Number	Pin Type	Power Supply	Notes
	I ² C interface			•
IIC1_SCL	AG22	I/O	OV _{DD}	4, 27
IIC1_SDA	AG21	I/O	OV _{DD}	4, 27
IIC2_SCL	AG15	I/O	OV _{DD}	4, 27
IIC2_SDA	AG14	I/O	OV _{DD}	4, 27
SerDes				
SD_RX[0:7]	M28, N26, P28, R26, W26, Y28, AA26, AB28	I	XV _{DD}	
SD_RX[0:7]	M27, N25, P27, R25, W25, Y27, AA25, AB27	I	XV _{DD}	—
SD_TX[0:7]	M22, N20, P22, R20, U20, V22, W20, Y22	0	XV _{DD}	—
SD_TX[0:7]	M23, N21, P23, R21, U21, V23, W21, Y23	0	XV _{DD}	—
SD_PLL_TPD	U28	0	XV _{DD}	24
SD_REF_CLK	T28	I	XV _{DD}	3
SD_REF_CLK	T27	I	XV _{DD}	3
Reserved	AC1, AC3	—	—	2
Reserved	M26, V28	_	_	32
Reserved	M25, V27	—	_	34
Reserved	M20, M21, T22, T23	—	—	38
	General-Purpose Output			
GPOUT[24:31]	K26, K25, H27, G28, H25, J26, K24, K23	0	BV _{DD}	—
	System Control			
HRESET	AG17	I	OV _{DD}	_
HRESET_REQ	AG16	0	OV _{DD}	29
SRESET	AG20	I	OV _{DD}	
CKSTP_IN	AA9	I	OV _{DD}	—
CKSTP_OUT	AA8	0	OV _{DD}	2, 4
	Debug			
TRIG_IN	AB2	I	OV _{DD}	—
TRIG_OUT/READY/QUIESCE	AB1	0	OV _{DD}	6, 9, 19, 29
MSRCID[0:1]	AE4, AG2	0	OV _{DD}	5, 6, 9
MSRCID[2:4]	AF3, AF1, AF2	0	OV _{DD}	6, 19, 29
MDVAL	AE5	0	OV _{DD}	6
CLK_OUT	AE21	0	OV _{DD}	11

Table 72 provides the pin-out listing for the MPC8547E 783 FC-PBGA package.

NOTE

All note references in the following table use the same numbers as those for Table 71. See Table 71 for the meanings of these notes.

Signal	Package Pin Number	Pin Type	Power Supply	Notes
	PCI1 (One 64-Bit or One 32-Bit)		1	
PCI1_AD[63:32]	AB14, AC15, AA15, Y16, W16, AB16, AC16, AA16, AE17, AA18, W18, AC17, AD16, AE16, Y17, AC18, AB18, AA19, AB19, AB21, AA20, AC20, AB20, AB22, AC22, AD21, AB23, AF23, AD23, AE23, AC23, AC24	I/O	OV _{DD}	17
PCI1_AD[31:0]	AH6, AE7, AF7, AG7, AH7, AF8, AH8, AE9, AH9, AC10, AB10, AD10, AG10, AA10, AH10, AA11, AB12, AE12, AG12, AH12, AB13, AA12, AC13, AE13, Y14, W13, AG13, V14, AH13, AC14, Y15, AB15	I/O	OV _{DD}	17
PCI1_C_BE[7:4]	AF15, AD14, AE15, AD15	I/O	OV _{DD}	17
PCI1_C_BE[3:0]	AF9, AD11, Y12, Y13	I/O	OV _{DD}	17
PCI1_PAR64	W15	I/O	OV _{DD}	—
PCI1_GNT[4:1]	AG6, AE6, AF5, AH5	0	OV _{DD}	5, 9, 35
PCI1_GNT0	AG5	I/O	OV _{DD}	—
PCI1_IRDY	AF11	I/O	OV _{DD}	2
PCI1_PAR	AD12	I/O	OV _{DD}	—
PCI1_PERR	AC12	I/O	OV _{DD}	2
PCI1_SERR	V13	I/O	OV _{DD}	2, 4
PCI1_STOP	W12	I/O	OV _{DD}	2
PCI1_TRDY	AG11	I/O	OV _{DD}	2
PCI1_REQ[4:1]	AH2, AG4, AG3, AH4	ļ	OV _{DD}	—
PCI1_REQ0	AH3	I/O	OV _{DD}	—
PCI1_CLK	AH26	I	OV _{DD}	39
PCI1_DEVSEL	AH11	I/O	OV _{DD}	2
PCI1_FRAME	AE11	I/O	OV _{DD}	2
PCI1_IDSEL	AG9	I	OV _{DD}	—
PCI1_REQ64	AF14	I/O	OV _{DD}	2, 5,10
PCI1_ACK64	V15	I/O	OV _{DD}	2
Reserved	AE28	—	—	2
Reserved	AD26	—	—	2
Reserved	AD25		—	2

Table 72. MPC8547E Pinout Listing

Signal	Package Pin Number	Pin Type	Power Supply	Notes
TSEC2_TX_ER	R10	0	LV _{DD}	5, 9, 33
Three	e-Speed Ethernet Controller (Gigabit Ethe	ernet 3)		
TSEC3_TXD[3:0]	V8, W10, Y10, W7	0	TV _{DD}	5, 9, 29
TSEC3_RXD[3:0]	Y1, W3, W5, W4	I	TV _{DD}	_
TSEC3_GTX_CLK	W8	0	TV _{DD}	_
TSEC3_RX_CLK	W2	I	TV _{DD}	_
TSEC3_RX_DV	W1	I	TV _{DD}	_
TSEC3_RX_ER	Y2	I	TV _{DD}	_
TSEC3_TX_CLK	V10	I	TV _{DD}	_
TSEC3_TX_EN	V9	0	TV _{DD}	30
Three	-Speed Ethernet Controller (Gigabit Ethe	ernet 4)		
TSEC4_TXD[3:0]/TSEC3_TXD[7:4]	AB8, Y7, AA7, Y8	0	TV _{DD}	1, 5, 9, 29
TSEC4_RXD[3:0]/TSEC3_RXD[7:4]	AA1, Y3, AA2, AA4	I	TV _{DD}	1
TSEC4_GTX_CLK	AA5	0	TV _{DD}	
TSEC4_RX_CLK/TSEC3_COL	Y5	I	TV _{DD}	1
TSEC4_RX_DV/TSEC3_CRS	AA3	I/O	TV _{DD}	1, 31
TSEC4_TX_EN/TSEC3_TX_ER	AB6	0	TV _{DD}	1, 30
· · ·	DUART			
UART_CTS[0:1]	AB3, AC5	I	OV _{DD}	—
UART_RTS[0:1]	AC6, AD7	0	OV _{DD}	_
UART_SIN[0:1]	AB5, AC7	I	OV _{DD}	_
UART_SOUT[0:1]	AB7, AD8	0	OV _{DD}	_
· · ·	I ² C Interface			
IIC1_SCL	AG22	I/O	OV _{DD}	4, 27
IIC1_SDA	AG21	I/O	OV _{DD}	4, 27
IIC2_SCL	AG15	I/O	OV _{DD}	4, 27
IIC2_SDA	AG14	I/O	OV _{DD}	4, 27
· · · · · ·	SerDes	·		
SD_RX[0:3]	M28, N26, P28, R26	I	XV _{DD}	_
SD_RX[0:3]	M27, N25, P27, R25	I	XV _{DD}	—
SD_TX[0:3]	M22, N20, P22, R20	0	XV _{DD}	_
SD_TX[0:3]	M23, N21, P23, R21	0	XV _{DD}	—
Reserved	W26, Y28, AA26, AB28	—	_	40
Reserved	W25, Y27, AA25, AB27	—	-	40

Table 72. MPC8547E Pinout Listing (continued)

Table 74. MPC8543E Pinout Listing (continued)

Signal	Package Pin Number	Pin Type	Power Supply	Notes
MWE	E7	0	GV _{DD}	_
MCAS	H7	0	GV _{DD}	_
MRAS	L8	0	GV _{DD}	
MCKE[0:3]	F10, C10, J11, H11	0	GV _{DD}	11
MCS[0:3]	K8, J8, G8, F8	0	GV _{DD}	
MCK[0:5]	H9, B15, G2, M9, A14, F1	0	GV _{DD}	_
MCK[0:5]	J9, A15, G1, L9, B14, F2	0	GV _{DD}	
MODT[0:3]	E6, K6, L7, M7	0	GV _{DD}	_
MDIC[0:1]	A19, B19	I/O	GV _{DD}	36
	Local Bus Controller Interface			
LAD[0:31]	E27, B20, H19, F25, A20, C19, E28, J23, A25, K22, B28, D27, D19, J22, K20, D28, D25, B25, E22, F22, F21, C25, C22, B23, F20, A23, A22, E19, A21, D21, F19, B21	I/O	BV _{DD}	
LDP[0:3]	K21, C28, B26, B22	I/O	BV _{DD}	
LA[27]	H21	0	BV _{DD}	5, 9
LA[28:31]	H20, A27, D26, A28	0	BV _{DD}	5, 7, 9
LCS[0:4]	J25, C20, J24, G26, A26	0	BV _{DD}	_
LCS5/DMA_DREQ2	D23	I/O	BV _{DD}	1
LCS6/DMA_DACK2	G20	0	BV _{DD}	1
LCS7/DMA_DDONE2	E21	0	BV _{DD}	1
LWE0/LBS0/LSDDQM[0]	G25	0	BV _{DD}	5, 9
LWE1/LBS1/LSDDQM[1]	C23	0	BV _{DD}	5, 9
LWE2/LBS2/LSDDQM[2]	J21	0	BV _{DD}	5, 9
LWE3/LBS3/LSDDQM[3]	A24	0	BV _{DD}	5, 9
LALE	H24	0	BV _{DD}	5, 8, 9
LBCTL	G27	0	BV _{DD}	5, 8, 9
LGPL0/LSDA10	F23	0	BV _{DD}	5, 9
LGPL1/LSDWE	G22	0	BV _{DD}	5, 9
LGPL2/LOE/LSDRAS	B27	0	BV _{DD}	5, 8, 9
LGPL3/LSDCAS	F24	0	BV _{DD}	5, 9
LGPL4/LGTA/LUPWAIT/LPBSE	H23	I/O	BV _{DD}	
LGPL5	E26	0	BV _{DD}	5, 9
LCKE	E24	0	BV _{DD}	
LCLK[0:2]	E23, D24, H22	0	BV _{DD}	_

Signal	Package Pin Number	Pin Type	Power Supply	Notes						
IIC1_SDA	AG21	I/O	OV _{DD}	4, 27						
IIC2_SCL	AG15	I/O	OV _{DD}	4, 27						
IIC2_SDA	AG14	I/O	OV _{DD}	4, 27						
SerDes										
SD_RX[0:7]	M28, N26, P28, R26, W26, Y28, AA26, AB28	I	XV _{DD}	—						
SD_RX[0:7]	M27, N25, P27, R25, W25, Y27, AA25, AB27	I	XV _{DD}	—						
SD_TX[0:7]	M22, N20, P22, R20, U20, V22, W20, Y22	0	XV _{DD}	—						
SD_TX[0:7]	M23, N21, P23, R21, U21, V23, W21, Y23	0	XV _{DD}	—						
SD_PLL_TPD	U28	0	XV _{DD}	24						
SD_REF_CLK	T28	I	XV _{DD}	—						
SD_REF_CLK	T27	I	XV _{DD}	—						
Reserved	AC1, AC3		_	2						
Reserved	M26, V28	_	_	32						
Reserved	M25, V27	_	_	34						
Reserved	M20, M21, T22, T23		_	38						
General-Purpose Output										
GPOUT[24:31]	K26, K25, H27, G28, H25, J26, K24, K23	0	BV _{DD}	—						
System Control										
HRESET	AG17	I	OV _{DD}	—						
HRESET_REQ	AG16	0	OV _{DD}	29						
SRESET	AG20		OV _{DD}	—						
CKSTP_IN	AA9	I	OV _{DD}	—						
CKSTP_OUT	AA8	0	OV _{DD}	2, 4						
Debug										
TRIG_IN	AB2	I	OV _{DD}	—						
TRIG_OUT/READY/QUIESCE	AB1	0	OV _{DD}	6, 9, 19, 29						
MSRCID[0:1]	AE4, AG2	0	OV _{DD}	5, 6, 9						
MSRCID[2:4]	AF3, AF1, AF2	0	OV _{DD}	6, 19, 29						
MDVAL	AE5	0	OV _{DD}	6						
CLK_OUT	CLK_OUT AE21		OV _{DD}	11						
Clock										
RTC	AF16	I	OV _{DD}	—						
SYSCLK	AH17	I	OV _{DD}							

• SD_REF_CLK

NOTE

It is recommended to power down the unused lane through SRDSCR1[0:7] register (offset = $0xE_0F08$) (this prevents the oscillations and holds the receiver output in a fixed state) that maps to SERDES lane 0 to lane 7 accordingly.

Pins V28 and M26 must be tied to XV_{DD} . Pins V27 and M25 must be tied to GND through a 300- Ω resistor.

22.11 Guideline for PCI Interface Termination

PCI termination if PCI 1 or PCI 2 is not used at all.

Option 1

If PCI arbiter is enabled during POR:

- All AD pins are driven to the stable states after POR. Therefore, all ADs pins can be floating.
- All PCI control pins can be grouped together and tied to OV_{DD} through a single 10-k Ω resistor.
- It is optional to disable PCI block through DEVDISR register after POR reset.

Option 2

If PCI arbiter is disabled during POR:

- All AD pins are in the input state. Therefore, all ADs pins need to be grouped together and tied to OV_{DD} through a single (or multiple) 10-k Ω resistor(s).
- All PCI control pins can be grouped together and tied to OV_{DD} through a single 10-k Ω resistor.
- It is optional to disable PCI block through DEVDISR register after POR reset.

22.12 Guideline for LBIU Termination

If the LBIU parity pins are not used, the following is the termination recommendation:

- For LDP[0:3]—tie them to ground or the power supply rail via a 4.7-k Ω resistor.
- For LPBSE—tie it to the power supply rail via a 4.7-k Ω resistor (pull-up resistor).

Ordering Information

MPC	nnnnn	t	рр	ff	C	r
Product Code	Part Identifier	Temperature	Package ^{1, 2, 3}	Processor Frequency ⁴	Core Frequency	Silicon Version
MPC	8545E	Blank = 0 to 105°C C = -40° to 105°C	HX = CBGA VU = Pb-free CBGA PX = PBGA VT = Pb-free PBGA	AT = 1200 AQ = 1000 AN = 800	G = 400	Blank = Ver. 2.0 (SVR = 0x80390220) A = Ver. 2.1.1 B = Ver. 2.1.2 D = Ver. 3.1.x (SVR = 0x80390231)
	8545					Blank = Ver. 2.0 (SVR = 0x80310220) A = Ver. 2.1.1 B = Ver. 2.1.2 D = Ver. 3.1.x (SVR = 0x80310231)
	8543E			AQ = 1000 AN = 800		Blank = Ver. 2.0 (SVR = 0x803A0020) A = Ver. 2.1.1 B = Ver. 2.1.2 D = Ver. 3.1.x (SVR = 0x803A0031)
	8543					Blank = Ver. 2.0 (SVR = 0x80320020) A = Ver. 2.1.1 B = Ver. 2.1.2 D = Ver. 3.1.x (SVR = 0x80320031)

Table 87. Part Numbering Nomenclature (continued)

Notes:

1. See Section 19, "Package Description," for more information on available package types.

2. The HiCTE FC-CBGA package is available on only Version 2.0 of the device.

3. The FC-PBGA package is available on only Version 2.1.1, 2.1.2, and 2.1.3 of the device.

- Processor core frequencies supported by parts addressed by this specification only. Not all parts described in this specification support all core frequencies. Additionally, parts addressed by part number specifications may support other maximum core frequencies.
- 5. This speed available only for silicon Version 2.1.1, 2.1.2, and 2.1.3.