

Welcome to E-XFL.COM

Understanding Embedded - Microprocessors

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

Applications of **Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

Details

ĿХЕ

Product Status	Obsolete
Core Processor	PowerPC e500
Number of Cores/Bus Width	1 Core, 32-Bit
Speed	1.0GHz
Co-Processors/DSP	Signal Processing; SPE
RAM Controllers	DDR, DDR2, SDRAM
Graphics Acceleration	No
Display & Interface Controllers	-
Ethernet	10/100/1000Mbps (4)
SATA	-
USB	-
Voltage - I/O	1.8V, 2.5V, 3.3V
Operating Temperature	0°C ~ 105°C (TA)
Security Features	-
Package / Case	783-BBGA, FCBGA
Supplier Device Package	783-FCPBGA (29x29)
Purchase URL	https://www.e-xfl.com/pro/item?MUrl=&PartUrl=mpc8548pxaqgd

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

2.1.3 Output Driver Characteristics

The following table provides information on the characteristics of the output driver strengths. The values are preliminary estimates.

Driver Type	Programmable Output Impedance (Ω)	Supply Voltage	Notes
Local bus interface utilities signals	25 25	BV _{DD} = 3.3 V BV _{DD} = 2.5 V	1
	45(default) 45(default)	BV _{DD} = 3.3 V BV _{DD} = 2.5 V	
PCI signals	25	OV _{DD} = 3.3 V	2
	45(default)		
DDR signal	18 36 (half strength mode)	GV _{DD} = 2.5 V	3
DDR2 signal	18 36 (half strength mode)	GV _{DD} = 1.8 V	3
TSEC/10/100 signals	45	L/TV _{DD} = 2.5/3.3 V	
DUART, system control, JTAG	45	OV _{DD} = 3.3 V	—
12C	150	OV _{DD} = 3.3 V	_

Table 3. Output Drive Capability

Notes:

1. The drive strength of the local bus interface is determined by the configuration of the appropriate bits in PORIMPSCR.

2. The drive strength of the PCI interface is determined by the setting of the PCI_GNT1 signal at reset.

3. The drive strength of the DDR interface in half-strength mode is at $T_i = 105^{\circ}C$ and at GV_{DD} (min).

2.2 Power Sequencing

The device requires its power rails to be applied in a specific sequence in order to ensure proper device operation. These requirements are as follows for power-up:

- 1. V_{DD}, AV_{DD}, BV_{DD}, LV_{DD}, OV_{DD}, SV_{DD}, TV_{DD}, XV_{DD}
- 2. GV_{DD}

All supplies must be at their stable values within 50 ms.

NOTE

Items on the same line have no ordering requirement with respect to one another. Items on separate lines must be ordered sequentially such that voltage rails on a previous step must reach 90% of their value before the voltage rails on the current step reach 10% of theirs.

NOTE

In order to guarantee MCKE low during power-up, the above sequencing for GV_{DD} is required. If there is no concern about any of the DDR signals being in an indeterminate state during power-up, then the sequencing for GV_{DD} is not required.

NOTE

From a system standpoint, if any of the I/O power supplies ramp prior to the V_{DD} core supply, the I/Os associated with that I/O supply may drive a logic one or zero during power-up, and extra current may be drawn by the device.

4 Input Clocks

This section discusses the timing for the input clocks.

4.1 System Clock Timing

The following table provides the system clock (SYSCLK) AC timing specifications for the device.

Table 5. SYSCLK AC Timing Specifications

At recommended operating conditions (see Table 2) with $OV_{DD} = 3.3 \text{ V} \pm 165 \text{ mV}$.

Parameter/Condition	Symbol	Min	Тур	Мах	Unit	Notes
SYSCLK frequency	f _{SYSCLK}	16	—	133	MHz	1, 6, 7, 8
SYSCLK cycle time	t _{SYSCLK}	7.5	—	60	ns	6, 7, 8
SYSCLK rise and fall time	t _{KH} , t _{KL}	0.6	1.0	1.2	ns	2
SYSCLK duty cycle	t _{KHK} /t _{SYSCLK}	40	—	60	%	3
SYSCLK jitter	—	—	—	±150	ps	4, 5

Notes:

- Caution: The CCB clock to SYSCLK ratio and e500 core to CCB clock ratio settings must be chosen such that the resulting SYSCLK frequency, e500 (core) frequency, and CCB clock frequency do not exceed their respective maximum or minimum operating frequencies. See Section 20.2, "CCB/SYSCLK PLL Ratio," and Section 20.3, "e500 Core PLL Ratio," for ratio settings.
- 2. Rise and fall times for SYSCLK are measured at 0.6 and 2.7 V.
- 3. Timing is guaranteed by design and characterization.
- 4. This represents the total input jitter—short term and long term—and is guaranteed by design.
- 5. The SYSCLK driver's closed loop jitter bandwidth must be <500 kHz at -20 dB. The bandwidth must be set low to allow cascade-connected PLL-based devices to track SYSCLK drivers with the specified jitter.
- 6. This parameter has been adjusted slower according to the workaround for device erratum GEN 13.
- 7. For spread spectrum clocking. Guidelines are + 0% to -1% down spread at modulation rate between 20 and 60 kHz on SYSCLK.
- 8. System with operating core frequency less than 1200 MHz must limit SYSCLK frequency to 100 MHz maximum.

4.2 Real Time Clock Timing

The RTC input is sampled by the platform clock (CCB clock). The output of the sampling latch is then used as an input to the counters of the PIC and the TimeBase unit of the e500. There is no jitter specification. The minimum pulse width of the RTC signal must be greater than 2x the period of the CCB clock. That is, minimum clock high time is $2 \times t_{CCB}$, and minimum clock low time is $2 \times t_{CCB}$. There is no minimum RTC frequency; RTC may be grounded if not needed.

Table 13 provides the recommended operating conditions for the DDR SDRAM controller when $GV_{DD}(typ) = 2.5 \text{ V}.$

Parameter/Condition	Symbol	Min	Max	Unit	Notes
I/O supply voltage	GV _{DD}	2.375	2.625	V	1
I/O reference voltage	MV _{REF}	$0.49 \times GV_{DD}$	$0.51 \times GV_{DD}$	V	2
I/O termination voltage	V _{TT}	MV _{REF} – 0.04	MV _{REF} + 0.04	V	3
Input high voltage	V _{IH}	MV _{REF} + 0.15	GV _{DD} + 0.3	V	—
Input low voltage	V _{IL}	-0.3	MV _{REF} – 0.15	V	—
Output leakage current	I _{OZ}	-50	50	μA	4
Output high current (V _{OUT} = 1.95 V)	I _{OH}	-16.2	—	mA	—
Output low current ($V_{OUT} = 0.35 V$)	I _{OL}	16.2	—	mA	—

Table 13	DDR SDRAM	DC Electrical	Characteristics	for GV	(tvn) = 2	25 V
Table 15.	DDIX SDIXAM		Gilaracteristics		(()) – 4	1.J V

Notes:

1. ${\rm GV}_{\rm DD}$ is expected to be within 50 mV of the DRAM ${\rm V}_{\rm DD}$ at all times.

2. MV_{REF} is expected to be equal to 0.5 × GV_{DD}, and to track GV_{DD} DC variations as measured at the receiver. Peak-to-peak noise on MV_{REF} may not exceed ±2% of the DC value.

3. V_{TT} is not applied directly to the device. It is the supply to which far end signal termination is made and is expected to be equal to MV_{REF}. This rail must track variations in the DC level of MV_{REF}.

4. Output leakage is measured with all outputs disabled, 0 V \leq V_{OUT} \leq GV_{DD}.

Table 14 provides the DDR I/O capacitance when $GV_{DD}(typ) = 2.5$ V.

Table 14. DDR SDRAM Capacitance for GV_{DD}(typ) = 2.5 V

Parameter/Condition	Symbol	Min	Мах	Unit	Notes
Input/output capacitance: DQ, DQS	C _{IO}	6	8	pF	1
Delta input/output capacitance: DQ, DQS	C _{DIO}	—	0.5	pF	1

Note:

1. This parameter is sampled. $GV_{DD} = 2.5 \text{ V} \pm 0.125 \text{ V}$, f = 1 MHz, T_A = 25°C, $V_{OUT} = GV_{DD}/2$, V_{OUT} (peak-to-peak) = 0.2 V.

This table provides the current draw characteristics for MV_{REF}.

Table 15. Current Draw Characteristics for MV_{REF}

Parameter/Condition	Symbol	Min	Max	Unit	Notes
Current draw for MV _{REF}	I _{MVREF}		500	μA	1

Note:

1. The voltage regulator for MV_{REF} must be able to supply up to 500 μ A current.

A summary of the FIFO AC specifications appears in Table 24 and Table 25.

Parameter/Condition	Symbol	Min	Тур	Max	Unit
TX_CLK, GTX_CLK clock period	t _{FIT}	5.3	8.0	100	ns
TX_CLK, GTX_CLK duty cycle	t _{FITH} /t _{FIT}	45	50	55	%
TX_CLK, GTX_CLK peak-to-peak jitter	t _{FITJ}	—	_	250	ps
Rise time TX_CLK (20%–80%)	t _{FITR}	—	_	0.75	ns
Fall time TX_CLK (80%–20%)	t _{FITF}	—	_	0.75	ns
FIFO data TXD[7:0], TX_ER, TX_EN setup time to GTX_CLK	t _{FITDV}	2.0	_	—	ns
GTX_CLK to FIFO data TXD[7:0], TX_ER, TX_EN hold time	t _{FITDX}	0.5	_	3.0	ns

Table 24. FIFO Mode Transmit AC Timing Specification

Table 25. FIFO Mode Receive AC Timing Specification

Parameter/Condition	Symbol	Min	Тур	Мах	Unit
RX_CLK clock period	t _{FIR}	5.3	8.0	100	ns
RX_CLK duty cycle	t _{FIRH} /t _{FIR}	45	50	55	%
RX_CLK peak-to-peak jitter	t _{FIRJ}	—		250	ps
Rise time RX_CLK (20%-80%)	t _{FIRR}	—	_	0.75	ns
Fall time RX_CLK (80%–20%)	t _{FIRF}	—	_	0.75	ns
RXD[7:0], RX_DV, RX_ER setup time to RX_CLK	t _{FIRDV}	1.5	_	_	ns
RXD[7:0], RX_DV, RX_ER hold time to RX_CLK	t _{FIRDX}	0.5			ns

Note:

1. The minimum cycle period of the TX_CLK and RX_CLK is dependent on the maximum platform frequency of the speed bins the part belongs to as well as the FIFO mode under operation. See Section 4.5, "Platform to FIFO Restrictions."

Timing diagrams for FIFO appear in Figure 6 and Figure 7.



Figure 6. FIFO Transmit AC Timing Diagram

9 Ethernet Management Interface Electrical Characteristics

The electrical characteristics specified here apply to MII management interface signals MDIO (management data input/output) and MDC (management data clock). The electrical characteristics for GMII, RGMII, RMII, TBI, and RTBI are specified in "Section 8, "Enhanced Three-Speed Ethernet (eTSEC)."

9.1 MII Management DC Electrical Characteristics

The MDC and MDIO are defined to operate at a supply voltage of 3.3 V. The DC electrical characteristics for MDIO and MDC are provided in this table.

Parameter	Symbol	Min	Мах	Unit
Supply voltage (3.3 V)	OV _{DD}	3.13	3.47	V
Output high voltage ($OV_{DD} = Min, I_{OH} = -1.0 mA$)	V _{OH}	2.10	OV _{DD} + 0.3	V
Output low voltage (OV _{DD} =Min, I _{OL} = 1.0 mA)	V _{OL}	GND	0.50	V
Input high voltage	V _{IH}	2.0	—	V
Input low voltage	V _{IL}	—	0.90	V
Input high current ($OV_{DD} = Max, V_{IN}^{1} = 2.1 V$)	I _{IH}	—	40	μA
Input low current ($OV_{DD} = Max, V_{IN} = 0.5 V$)	I _{IL}	-600	—	μΑ

Table 36. MII Management DC Electrical Characteristics

Note:

1. Note that the symbol V_{IN} , in this case, represents the OV_{IN} symbol referenced in Table 1 and Table 2.

9.2 MII Management AC Electrical Specifications

This table provides the MII management AC timing specifications.

Table 37. MII Management AC Timing Specifications

At recommended operating conditions with OV_{DD} is 3.3 V ± 5%.

Parameter	Symbol ¹	Min	Тур	Мах	Unit	Notes
MDC frequency	f _{MDC}	0.72	2.5	8.3	MHz	2, 3, 4
MDC period	t _{MDC}	120.5		1389	ns	—
MDC clock pulse width high	t _{MDCH}	32	32 —		ns	—
MDC to MDIO valid	t _{MDKHDV}	$16 \times t_{CCB}$		—	ns	5
MDC to MDIO delay	t _{MDKHDX}	(16 × t _{CCB} × 8) – 3		$(16 \times t_{\rm CCB} \times 8) + 3$	ns	5
MDIO to MDC setup time	t _{MDDVKH}	5		—	ns	—
MDIO to MDC hold time	t _{MDDXKH}	0 —		—	ns	—
MDC rise time	t _{MDCR}	_	_	10	ns	4

High-Speed Serial Interfaces (HSSI)

- The input amplitude of the differential clock must be between 400 and 1600 mV differential peak-peak (or between 200 and 800 mV differential peak). In other words, each signal wire of the differential pair must have a single-ended swing less than 800 mV and greater than 200 mV. This requirement is the same for both external DC- or AC-coupled connection.
- For external DC-coupled connection, as described in Section 16.2.1, "SerDes Reference Clock Receiver Characteristics," the maximum average current requirements sets the requirement for average voltage (common mode voltage) to be between 100 and 400 mV. Figure 40 shows the SerDes reference clock input requirement for DC-coupled connection scheme.
- For external AC-coupled connection, there is no common mode voltage requirement for the clock driver. Since the external AC-coupling capacitor blocks the DC level, the clock driver and the SerDes reference clock receiver operate in different command mode voltages. The SerDes reference clock receiver in this connection scheme has its common mode voltage set to SGND_SRDSn. Each signal wire of the differential inputs is allowed to swing below and above the command mode voltage (SGND_SRDSn). Figure 41 shows the SerDes reference clock input requirement for AC-coupled connection scheme.
- Single-ended mode
 - The reference clock can also be single-ended. The SD_REF_CLK input amplitude (single-ended swing) must be between 400 and 800 mV peak-to-peak (from V_{min} to V_{max}) with SD_REF_CLK either left unconnected or tied to ground.
 - The SD_REF_CLK input average voltage must be between 200 and 400 mV. Figure 42 shows the SerDes reference clock input requirement for single-ended signaling mode.
 - To meet the input amplitude requirement, the reference clock inputs might need to be DC- or AC-coupled externally. For the best noise performance, the reference of the clock could be DCor AC-coupled into the unused phase (SD_REF_CLK) through the same source impedance as the clock input (SD_REF_CLK) in use.



Figure 40. Differential Reference Clock Input DC Requirements (External DC-Coupled)

High-Speed Serial Interfaces (HSSI)







Figure 42. Single-Ended Reference Clock Input DC Requirements

16.2.3 Interfacing with Other Differential Signaling Levels

- With on-chip termination to SGND_SRDSn (xcorevss), the differential reference clocks inputs are HCSL (high-speed current steering logic) compatible DC-coupled.
- Many other low voltage differential type outputs like LVDS (low voltage differential signaling) can be used but may need to be AC-coupled due to the limited common mode input range allowed (100 to 400 mV) for DC-coupled connection.
- LVPECL outputs can produce signal with too large amplitude and may need to be DC-biased at clock driver output first, then followed with series attenuation resistor to reduce the amplitude, in addition to AC-coupling.

NOTE

Figure 43 through Figure 46 below are for conceptual reference only. Due to the fact that clock driver chip's internal structure, output impedance, and termination requirements are different between various clock driver chip manufacturers, it is very possible that the clock circuit reference designs provided by clock driver chip vendor are different from what is shown below. They might also vary from one vendor to the other. Therefore, Freescale Semiconductor can neither provide the optimal clock driver reference circuits, nor guarantee the correctness of the following clock driver connection reference circuits. The system designer is recommended to contact the selected clock driver chip vendor for the optimal reference circuits with the SerDes reference clock receiver requirement provided in this document.

Characteristic	Symbol	Rai	nge	Unit	Notos
Characteristic	Symbol	Min	Max	Onic	NULES
Differential input voltage	V _{IN}	200	1600	mVp-p	Measured at receiver
Deterministic jitter tolerance	J _D	0.37	—	UI p-p	Measured at receiver
Combined deterministic and random jitter tolerance	J _{DR}	0.55	—	UI p-p	Measured at receiver
Total jitter tolerance ¹	J _T	0.65	_	UI p-p	Measured at receiver
Multiple input skew	S _{MI}	—	22	ns	Skew at the receiver input between lanes of a multilane link
Bit error rate	BER	—	10 ⁻¹²		—
Unit interval	UI	320	320	ps	±100 ppm

Table 68	. Receiver	AC	Timing	Specifications-	-3.125	GBaud
----------	------------	----	--------	-----------------	--------	-------

Note:

1. Total jitter is composed of three components, deterministic jitter, random jitter and single frequency sinusoidal jitter. The sinusoidal jitter may have any amplitude and frequency in the unshaded region of Figure 53. The sinusoidal jitter component is included to ensure margin for low frequency jitter, wander, noise, crosstalk and other variable system effects.



Figure 53. Single Frequency Sinusoidal Jitter Limits

Signal	Package Pin Number	Pin Type	Power Supply	Notes		
I ² C interface						
IIC1_SCL	AG22	I/O	OV _{DD}	4, 27		
IIC1_SDA	AG21	I/O	OV _{DD}	4, 27		
IIC2_SCL	AG15	I/O	OV _{DD}	4, 27		
IIC2_SDA	AG14	I/O	OV _{DD}	4, 27		
	SerDes			•		
SD_RX[0:7]	M28, N26, P28, R26, W26, Y28, AA26, AB28	I	XV _{DD}			
SD_RX[0:7]	M27, N25, P27, R25, W25, Y27, AA25, AB27	I	XV _{DD}	—		
SD_TX[0:7]	M22, N20, P22, R20, U20, V22, W20, Y22	0	XV _{DD}	—		
SD_TX[0:7]	M23, N21, P23, R21, U21, V23, W21, Y23	0	XV _{DD}	—		
SD_PLL_TPD	U28	0	XV _{DD}	24		
SD_REF_CLK	T28	I	XV _{DD}	3		
SD_REF_CLK	T27	I	XV _{DD}	3		
Reserved	AC1, AC3	—	—	2		
Reserved	M26, V28	_	_	32		
Reserved	M25, V27	—	_	34		
Reserved	M20, M21, T22, T23	—	—	38		
	General-Purpose Output			·		
GPOUT[24:31]	K26, K25, H27, G28, H25, J26, K24, K23	0	BV _{DD}	—		
	System Control					
HRESET	AG17	I	OV _{DD}	_		
HRESET_REQ	AG16	0	OV _{DD}	29		
SRESET	AG20	I	OV _{DD}			
CKSTP_IN	AA9	I	OV _{DD}	—		
CKSTP_OUT	AA8	0	OV _{DD}	2, 4		
	Debug					
TRIG_IN	AB2	I	OV _{DD}	—		
TRIG_OUT/READY/QUIESCE	AB1	0	OV _{DD}	6, 9, 19, 29		
MSRCID[0:1]	AE4, AG2	0	OV _{DD}	5, 6, 9		
MSRCID[2:4]	AF3, AF1, AF2	0	OV _{DD}	6, 19, 29		
MDVAL	AE5	0	OV _{DD}	6		
CLK_OUT	AE21	0	OV _{DD}	11		

Table 72	. MPC8547E	Pinout	Listing ((continued)
----------	------------	---------------	-----------	-------------

Signal	Package Pin Number	Pin Type	Power Supply	Notes			
Local Bus Controller Interface							
LAD[0:31]	E27, B20, H19, F25, A20, C19, E28, J23, A25, K22, B28, D27, D19, J22, K20, D28, D25, B25, E22, F22, F21, C25, C22, B23, F20, A23, A22, E19, A21, D21, F19, B21	I/O	BV _{DD}	_			
LDP[0:3]	K21, C28, B26, B22	I/O	BV _{DD}	—			
LA[27]	H21	0	BV _{DD}	5, 9			
LA[28:31]	H20, A27, D26, A28	0	BV _{DD}	5, 7, 9			
LCS[0:4]	J25, C20, J24, G26, A26	0	BV _{DD}	—			
LCS5/DMA_DREQ2	D23	I/O	BV _{DD}	1			
LCS6/DMA_DACK2	G20	0	BV _{DD}	1			
LCS7/DMA_DDONE2	E21	0	BV _{DD}	1			
LWE0/LBS0/LSDDQM[0]	G25	0	BV _{DD}	5, 9			
LWE1/LBS1/LSDDQM[1]	C23	0	BV _{DD}	5, 9			
LWE2/LBS2/LSDDQM[2]	J21	0	BV _{DD}	5, 9			
LWE3/LBS3/LSDDQM[3]	A24	0	BV _{DD}	5, 9			
LALE	H24	0	BV _{DD}	5, 8, 9			
LBCTL	G27	0	BV _{DD}	5, 8, 9			
LGPL0/LSDA10	F23	0	BV _{DD}	5, 9			
LGPL1/LSDWE	G22	0	BV _{DD}	5, 9			
LGPL2/LOE/LSDRAS	B27	0	BV _{DD}	5, 8, 9			
LGPL3/LSDCAS	F24	0	BV _{DD}	5, 9			
LGPL4/LGTA/LUPWAIT/LPBSE	H23	I/O	BV _{DD}	—			
LGPL5	E26	0	BV _{DD}	5, 9			
LCKE	E24	0	BV _{DD}	—			
LCLK[0:2]	E23, D24, H22	0	BV _{DD}	—			
LSYNC_IN	F27	I	BV _{DD}	—			
LSYNC_OUT	F28	0	BV _{DD}	_			
	DMA		l	1			
DMA_DACK[0:1]	AD3, AE1	0	OV _{DD}	5, 9, 107			
DMA_DREQ[0:1]	AD4, AE2	I	OV _{DD}	—			
DMA_DDONE[0:1]	AD2, AD1	0	OV _{DD}				
	Programmable Interrupt Controller						
UDE	AH16	I	OV _{DD}	_			
MCP	AG19	I	OV _{DD}	—			

Signal	Package Pin Number	Pin Type	Power Supply	Notes		
MDIC[0:1]	A19, B19	I/O	GV _{DD}	36		
	Local Bus Controller Interface					
LAD[0:31]	E27, B20, H19, F25, A20, C19, E28, J23, A25, K22, B28, D27, D19, J22, K20, D28, D25, B25, E22, F22, F21, C25, C22, B23, F20, A23, A22, E19, A21, D21, F19, B21	I/O	BV _{DD}			
LDP[0:3]	K21, C28, B26, B22	I/O	BV _{DD}	_		
LA[27]	H21	0	BV _{DD}	5, 9		
LA[28:31]	H20, A27, D26, A28	0	BV _{DD}	5, 7, 9		
LCS[0:4]	J25, C20, J24, G26, A26	0	BV _{DD}	—		
LCS5/DMA_DREQ2	D23	I/O	BV _{DD}	1		
LCS6/DMA_DACK2	G20	0	BV _{DD}	1		
LCS7/DMA_DDONE2	E21	0	BV _{DD}	1		
LWE0/LBS0/LSDDQM[0]	G25	0	BV _{DD}	5, 9		
LWE1/LBS1/LSDDQM[1]	C23	0	BV _{DD}	5, 9		
LWE2/LBS2/LSDDQM[2]	J21	0	BV _{DD}	5, 9		
LWE3/LBS3/LSDDQM[3]	A24	0	BV _{DD}	5, 9		
LALE	H24	0	BV _{DD}	5, 8, 9		
LBCTL	G27	0	BV _{DD}	5, 8, 9		
LGPL0/LSDA10	F23	0	BV _{DD}	5, 9		
LGPL1/LSDWE	G22	0	BV _{DD}	5, 9		
LGPL2/LOE/LSDRAS	B27	0	BV _{DD}	5, 8, 9		
LGPL3/LSDCAS	F24	0	BV _{DD}	5, 9		
LGPL4/LGTA/LUPWAIT/LPBSE	H23	I/O	BV _{DD}	—		
LGPL5	E26	0	BV _{DD}	5, 9		
LCKE	E24	0	BV _{DD}	—		
LCLK[0:2]	E23, D24, H22	0	BV _{DD}	—		
LSYNC_IN	F27	I	BV _{DD}	—		
LSYNC_OUT	F28	0	BV _{DD}	—		
	DMA		I			
DMA_DACK[0:1]	AD3, AE1	0	OV _{DD}	5, 9, 106		
DMA_DREQ[0:1]	AD4, AE2	I	OV _{DD}	-		
DMA_DDONE[0:1]	AD2, AD1	0	OV _{DD}	-		
Programmable Interrupt Controller						

Table 73	MPC8545F	Pinout Listing	(continued)	1
		i mout Listing	(continucu)	1

Signal	Package Pin Number	Pin Type	Power Supply	Notes
FIFO1_RXC2	P5	I	LV _{DD}	104
Reserved	R1	_	—	104
Reserved	P10		—	105
FIFO1_TXC2	P7	0	LV _{DD}	15
cfg_dram_type1	R10	I	LV _{DD}	5
Three	e-Speed Ethernet Controller (Gigabit Et	thernet 3)		•
TSEC3_TXD[3:0]	V8, W10, Y10, W7	0	TV _{DD}	5, 9, 29
TSEC3_RXD[3:0]	Y1, W3, W5, W4	I	TV _{DD}	—
TSEC3_GTX_CLK	W8	0	TV _{DD}	—
TSEC3_RX_CLK	W2	I	TV _{DD}	—
TSEC3_RX_DV	W1	I	TV _{DD}	—
TSEC3_RX_ER	Y2	I	TV _{DD}	—
TSEC3_TX_CLK	V10	I	TV _{DD}	—
TSEC3_TX_EN	V9	0	TV _{DD}	30
TSEC3_TXD[7:4]	AB8, Y7, AA7, Y8	0	TV _{DD}	5, 9, 29
TSEC3_RXD[7:4]	AA1, Y3, AA2, AA4	I	TV _{DD}	—
Reserved	AA5	—	—	15
TSEC3_COL	Y5	I	TV _{DD}	—
TSEC3_CRS	AA3	I/O	TV _{DD}	31
TSEC3_TX_ER	AB6	0	TV _{DD}	—
	DUART			
UART_CTS[0:1]	AB3, AC5	I	OV _{DD}	—
UART_RTS[0:1]	AC6, AD7	0	OV _{DD}	—
UART_SIN[0:1]	AB5, AC7	I	OV _{DD}	—
UART_SOUT[0:1]	AB7, AD8	0	OV _{DD}	—
	I ² C interface			
IIC1_SCL	AG22	I/O	OV _{DD}	4, 27
IIC1_SDA	AG21	I/O	OV _{DD}	4, 27
IIC2_SCL	AG15	I/O	OV _{DD}	4, 27
IIC2_SDA	AG14	I/O	OV _{DD}	4, 27
	SerDes			
SD_RX[0:3]	M28, N26, P28, R26	I	XV _{DD}	_
<u>SD_RX</u> [0:3]	M27, N25, P27, R25	I	XV _{DD}	_
SD_TX[0:3]	M22, N20, P22, R20	0	XV _{DD}	—

Signal	Package Pin Number	Pin Type	Power Supply	Notes
TDO	AF28	0	OV _{DD}	—
TMS	AH27	I	OV _{DD}	12
TRST	AH23	I	OV _{DD}	12
	DFT			
L1_TSTCLK	AC25	I	OV _{DD}	25
L2_TSTCLK	AE22	I	OV _{DD}	25
LSSD_MODE	AH20	I	OV_{DD}	25
TEST_SEL	AH14	I	OV _{DD}	25
	Thermal Management			
THERM0	AG1	—	_	14
THERM1	AH1	_	_	14
	Power Management			
ASLEEP	AH18	0	OV _{DD}	9, 19, 29
	Power and Ground Signals			
GND	 A11, B7, B24, C1, C3, C5, C12, C15, C26, D8, D11, D16, D20, D22, E1, E5, E9, E12, E15, E17, F4, F26, G12, G15, G18, G21, G24, H2, H6, H8, H28, J4, J12, J15, J17, J27, K7, K9, K11, K27, L3, L5, L12, L16, N11, N13, N15, N17, N19, P4, P9, P12, P14, P16, P18, R11, R13, R15, R17, R19, T4, T12, T14, T16, T18, U8, U11, U13, U15, U17, U19, V4, V12, V18, W6, W19, Y4, Y9, Y11, Y19, AA6, AA14, AA17, AA22, AA23, AB4, AC2, AC11, AC19, AC26, AD5, AD9, AD22, AE3, AE14, AF6, AF10, AF13, AG8, AG27, K28, L24, L26, N24, N27, P25, R28, T24, T26, U24, V25, W28, Y24, Y26, AA24, AA27, AB25, AC28, L21, L23, N22, P20, R23, T21, U22, V20, W23, Y21, U27 			
OV _{DD}	V16, W11, W14, Y18, AA13, AA21, AB11, AB17, AB24, AC4, AC9, AC21, AD6, AD13, AD17, AD19, AE10, AE8, AE24, AF4, AF12, AF22, AF27, AG26	Power for PCI and other standards (3.3 V)	OV _{DD}	_
LV _{DD}	N8, R7, T9, U6	Power for TSEC1 and TSEC2 (2.5 V, 3.3 V)	LV _{DD}	_
TV _{DD}	W9, Y6	Power for TSEC3 and TSEC4 (2,5 V, 3.3 V)	TV _{DD}	

Signal	Package Pin Number	Pin Type	Power Supply	Notes
SD_IMP_CAL_RX	L28	Ι	200 Ω to GND	
SD_IMP_CAL_TX	AB26	l	100 Ω to GND	_
SD_PLL_TPA	U26	0		24

Table 73. MPC8545E Pinout Listing (continued)

Note: All note references in this table use the same numbers as those for Table 71. See Table 71 for the meanings of these notes.

Table 74 provides the pin-out listing for the MPC8543E 783 FC-PBGA package.

NOTE

All note references in the following table use the same numbers as those for Table 71. See Table 71 for the meanings of these notes.

Table 74. MPC8543E Pinout Listing

Signal	Package Pin Number	Pin Type	Power Supply	Notes	
	PCI1 (One 32-Bit)				
Reserved	AB14, AC15, AA15, Y16, W16, AB16, AC16, — AA16, AE17, AA18, W18, AC17, AD16, AE16, Y17, AC18,		_	110	
GPOUT[8:15]	AB18, AA19, AB19, AB21, AA20, AC20, AB20, AB22	0	OV _{DD}	—	
GPIN[8:15]	AC22, AD21, AB23, AF23, AD23, AE23, AC23, AC24	I	OV _{DD}	111	
PCI1_AD[31:0]	AH6, AE7, AF7, AG7, AH7, AF8, AH8, AE9, AH9, AC10, AB10, AD10, AG10, AA10, AH10, AA11, AB12, AE12, AG12, AH12, AB13, AA12, AC13, AE13, Y14, W13, AG13, V14, AH13, AC14, Y15, AB15	I/O	OV _{DD}	17	
Reserved	AF15, AD14, AE15, AD15	AD14, AE15, AD15 —		110	
PCI1_C_BE[3:0]	AF9, AD11, Y12, Y13	I/O	OV _{DD}	17	
Reserved	W15	_	—	110	
PCI1_GNT[4:1]	AG6, AE6, AF5, AH5	0	OV _{DD}	5, 9, 35	
PCI1_GNT0	AG5	I/O	OV _{DD}	—	
PCI1_IRDY	AF11	I/O	OV _{DD}	2	
PCI1_PAR	AD12	I/O	OV _{DD}	—	
PCI1_PERR	AC12	I/O	OV _{DD}	2	
PCI1_SERR	V13	I/O	OV _{DD}	2, 4	
PCI1_STOP	W12	I/O	OV _{DD}	2	

Signal	Package Pin Number	Pin Type	Power Supply	Notes	
LSYNC_IN	F27	I	BV _{DD}	—	
LSYNC_OUT	F28	0	BV _{DD}	—	
	DMA		I		
DMA_DACK[0:1]	AD3, AE1	0	OV _{DD}	5, 9, 108	
DMA_DREQ[0:1]	AD4, AE2	I	OV _{DD}	—	
DMA_DDONE[0:1]	AD2, AD1	0	OV _{DD}	—	
	Programmable Interrupt Controller		I		
UDE	UDE AH16 I OV _{DD}		_		
MCP	AG19	I	OV _{DD}	—	
IRQ[0:7]	AG23, AF18, AE18, AF20, AG18, AF17, AH24, AE20	I	OV _{DD}	—	
IRQ[8]	AF19	I	OV _{DD}	—	
IRQ[9]/DMA_DREQ3	AF21	I	OV _{DD}	1	
IRQ[10]/DMA_DACK3	AE19	I/O	OV _{DD}	1	
IRQ[11]/DMA_DDONE3	AD20	I/O	OV _{DD}	1	
IRQ_OUT	AD18	0	OV _{DD}	2, 4	
	Ethernet Management Interface				
EC_MDC	AB9	0	OV _{DD}	5, 9	
EC_MDIO	AC8	I/O	OV _{DD}	—	
Gigabit Reference Clock					
EC_GTX_CLK125	V11	I	LV _{DD}	—	
Three-Speed Ethernet Controller (Gigabit Ethernet 1)					
TSEC1_RXD[7:0]	R5, U1, R3, U2, V3, V1, T3, T2	I	LV _{DD}	—	
TSEC1_TXD[7:0]	T10, V7, U10, U5, U4, V6, T5, T8	0	LV _{DD}	5, 9	
TSEC1_COL	R4	I	LV _{DD}	—	
TSEC1_CRS	V5	I/O	LV _{DD}	20	
TSEC1_GTX_CLK	U7	0	LV _{DD}	—	
TSEC1_RX_CLK	U3	I	LV _{DD}	—	
TSEC1_RX_DV	V2	I	LV _{DD}	—	
TSEC1_RX_ER	T1	I	LV _{DD}	_	
TSEC1_TX_CLK	Т6	I	LV _{DD}	—	
TSEC1_TX_EN	U9	0	LV _{DD}	30	
TSEC1_TX_ER	Τ7	0	LV _{DD}	—	
GPIN[0:7]	P2, R2, N1, N2, P3, M2, M1, N3	I	LV _{DD}	103	

Signal	Package Pin Number	Pin Type	Power Supply	Notes
SENSEVSS	M16	—	—	13
Analog Signals				
MVREF	A18	l Reference voltage signal for DDR	MVREF	
SD_IMP_CAL_RX	L28	I	200 Ω (±1%) to GND	_
SD_IMP_CAL_TX	AB26	I	100 Ω (±1%) to GND	—
SD_PLL_TPA	U26	0	AVDD_SRDS	24

Table 74. MPC8543E Pinout Listing (continued)

Note: All note references in this table use the same numbers as those for Table 71. See Table 71 for the meanings of these notes.

System Design Information



Figure 61. Driver Impedance Measurement

This table summarizes the signal impedance targets. The driver impedances are targeted at minimum V_{DD} , nominal OV_{DD} , 105°C.

Table 86. Impedance Characteristics

Impedance	Local Bus, Ethernet, DUART, Control, Configuration, Power Management	PCI	DDR DRAM	Symbol	Unit
R _N	43 Target	25 Target	20 Target	Z ₀	W
R _P	43 Target	25 Target	20 Target	Z ₀	W

Note: Nominal supply voltages. See Table 1, $T_i = 105^{\circ}C$.

22.8 Configuration Pin Muxing

The device provides the user with power-on configuration options which can be set through the use of external pull-up or pull-down resistors of $4.7 \text{ k}\Omega$ on certain output pins (see customer visible configuration pins). These pins are generally used as output only pins in normal operation.

While $\overline{\text{HRESET}}$ is asserted however, these pins are treated as inputs. The value presented on these pins while $\overline{\text{HRESET}}$ is asserted, is latched when $\overline{\text{HRESET}}$ deasserts, at which time the input receiver is disabled and the I/O circuit takes on its normal function. Most of these sampled configuration pins are equipped with an on-chip gated resistor of approximately 20 k Ω . This value must permit the 4.7-k Ω resistor to pull the configuration pin to a valid logic low level. The pull-up resistor is enabled only during $\overline{\text{HRESET}}$ (and for platform/system clocks after $\overline{\text{HRESET}}$ deassertion to ensure capture of the reset value). When the input receiver is disabled the pull-up is also, thus allowing functional operation of the pin as an output with minimal signal quality or delay disruption. The default value for all configuration bits treated this way has been encoded such that a high voltage level puts the device into the default state and external resistors are needed only when non-default settings are required by the user.

Careful board layout with stubless connections to these pull-down resistors coupled with the large value of the pull-down resistor minimizes the disruption of signal quality or speed for output pins thus configured.

• SD_REF_CLK

NOTE

It is recommended to power down the unused lane through SRDSCR1[0:7] register (offset = $0xE_0F08$) (this prevents the oscillations and holds the receiver output in a fixed state) that maps to SERDES lane 0 to lane 7 accordingly.

Pins V28 and M26 must be tied to XV_{DD} . Pins V27 and M25 must be tied to GND through a 300- Ω resistor.

22.11 Guideline for PCI Interface Termination

PCI termination if PCI 1 or PCI 2 is not used at all.

Option 1

If PCI arbiter is enabled during POR:

- All AD pins are driven to the stable states after POR. Therefore, all ADs pins can be floating.
- All PCI control pins can be grouped together and tied to OV_{DD} through a single 10-k Ω resistor.
- It is optional to disable PCI block through DEVDISR register after POR reset.

Option 2

If PCI arbiter is disabled during POR:

- All AD pins are in the input state. Therefore, all ADs pins need to be grouped together and tied to OV_{DD} through a single (or multiple) 10-k Ω resistor(s).
- All PCI control pins can be grouped together and tied to OV_{DD} through a single 10-k Ω resistor.
- It is optional to disable PCI block through DEVDISR register after POR reset.

22.12 Guideline for LBIU Termination

If the LBIU parity pins are not used, the following is the termination recommendation:

- For LDP[0:3]—tie them to ground or the power supply rail via a 4.7-k Ω resistor.
- For LPBSE—tie it to the power supply rail via a 4.7-k Ω resistor (pull-up resistor).

23.2 Part Marking

Parts are marked as the example shown in Figure 64.



Notes:

TWLYYWW is final test traceability code. MMMMM is 5 digit mask number. CCCCC is the country of assembly. This space is left blank if parts are assembled in the United States. YWWLAZ is assembly traceability code.

Figure 64. Part Marking for CBGA and PBGA Device