

Welcome to E-XFL.COM

Understanding Embedded - Microprocessors

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

Applications of **Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

Details

Ξ·ϽϚϜ

| Product Status | Active |
|---------------------------------|--|
| Core Processor | PowerPC e500 |
| Number of Cores/Bus Width | 1 Core, 32-Bit |
| Speed | 1.333GHz |
| Co-Processors/DSP | Signal Processing; SPE |
| RAM Controllers | DDR, DDR2, SDRAM |
| Graphics Acceleration | No |
| Display & Interface Controllers | - |
| Ethernet | 10/100/1000Mbps (4) |
| SATA | - |
| USB | - |
| Voltage - I/O | 1.8V, 2.5V, 3.3V |
| Operating Temperature | 0°C ~ 105°C (TA) |
| Security Features | - |
| Package / Case | 783-BBGA, FCBGA |
| Supplier Device Package | 783-FCPBGA (29x29) |
| Purchase URL | https://www.e-xfl.com/pro/item?MUrl=&PartUrl=mpc8548vtaujd |
| | |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

- Dedicated single data rate SDRAM controller
- Parity support
- Default boot ROM chip select with configurable bus width (8, 16, or 32 bits)
- Four enhanced three-speed Ethernet controllers (eTSECs)
 - Three-speed support (10/100/1000 Mbps)
 - Four controllers designed to comply with IEEE Std. 802.3[®], 802.3^u, 802.3^x, 802.3^z, 802.3^{ac}, and 802.3^{ab}
 - Support for various Ethernet physical interfaces:
 - 1000 Mbps full-duplex IEEE 802.3 GMII, IEEE 802.3z TBI, RTBI, and RGMII
 - 10/100 Mbps full and half-duplex IEEE 802.3 MII, IEEE 802.3 RGMII, and RMII
 - Flexible configuration for multiple PHY interface configurations. See Section 8.1, "Enhanced Three-Speed Ethernet Controller (eTSEC) (10/100/1Gb Mbps)—GMII/MII/TBI/RGMII/RTBI/RMII Electrical Characteristics," for more information.
 - TCP/IP acceleration and QoS features available
 - IP v4 and IP v6 header recognition on receive
 - IP v4 header checksum verification and generation
 - TCP and UDP checksum verification and generation
 - Per-packet configurable acceleration
 - Recognition of VLAN, stacked (queue in queue) VLAN, IEEE Std 802.2[™], PPPoE session, MPLS stacks, and ESP/AH IP-security headers
 - Supported in all FIFO modes
 - Quality of service support:
 - Transmission from up to eight physical queues
 - Reception to up to eight physical queues
 - Full- and half-duplex Ethernet support (1000 Mbps supports only full duplex):
 - IEEE 802.3 full-duplex flow control (automatic PAUSE frame generation or software-programmed PAUSE frame generation and recognition)
 - Programmable maximum frame length supports jumbo frames (up to 9.6 Kbytes) and IEEE Std. 802.1TM virtual local area network (VLAN) tags and priority
 - VLAN insertion and deletion
 - Per-frame VLAN control word or default VLAN for each eTSEC
 - Extracted VLAN control word passed to software separately
 - Retransmission following a collision
 - CRC generation and verification of inbound/outbound frames
 - Programmable Ethernet preamble insertion and extraction of up to 7 bytes
 - MAC address recognition:
 - Exact match on primary and virtual 48-bit unicast addresses

6 DDR and DDR2 SDRAM

This section describes the DC and AC electrical specifications for the DDR SDRAM interface of the device. Note that $GV_{DD}(typ) = 2.5 \text{ V}$ for DDR SDRAM, and $GV_{DD}(typ) = 1.8 \text{ V}$ for DDR2 SDRAM.

6.1 DDR SDRAM DC Electrical Characteristics

The following table provides the recommended operating conditions for the DDR2 SDRAM controller of the device when $GV_{DD}(typ) = 1.8 \text{ V}.$

| Parameter/Condition | Symbol | Min | Max | Unit | Notes |
|--|-------------------|---------------------------|---------------------------|------|-------|
| I/O supply voltage | GV _{DD} | 1.71 | 1.89 | V | 1 |
| I/O reference voltage | MV _{REF} | $0.49 \times GV_{DD}$ | $0.51 	imes GV_{DD}$ | V | 2 |
| I/O termination voltage | V _{TT} | MV _{REF} – 0.04 | MV _{REF} + 0.04 | V | 3 |
| Input high voltage | V _{IH} | MV _{REF} + 0.125 | GV _{DD} + 0.3 | V | — |
| Input low voltage | V _{IL} | -0.3 | MV _{REF} – 0.125 | V | — |
| Output leakage current | I _{OZ} | -50 | 50 | μA | 4 |
| Output high current (V _{OUT} = 1.420 V) | I _{ОН} | -13.4 | — | mA | — |
| Output low current (V _{OUT} = 0.280 V) | I _{OL} | 13.4 | — | mA | — |

Table 11. DDR2 SDRAM DC Electrical Characteristics for GV_{DD}(typ) = 1.8 V

Notes:

1. GV_{DD} is expected to be within 50 mV of the DRAM V_{DD} at all times.

2. MV_{REF} is expected to be equal to 0.5 × GV_{DD} , and to track GV_{DD} DC variations as measured at the receiver. Peak-to-peak noise on MV_{REF} may not exceed ±2% of the DC value.

3. V_{TT} is not applied directly to the device. It is the supply to which far end signal termination is made and is expected to be equal to MV_{REF}. This rail must track variations in the DC level of MV_{REF}.

4. Output leakage is measured with all outputs disabled, $0 V \le V_{OUT} \le GV_{DD}$.

This table provides the DDR2 I/O capacitance when $GV_{DD}(typ) = 1.8$ V.

Table 12. DDR2 SDRAM Capacitance for GV_{DD}(typ)=1.8 V

| Parameter/Condition | Symbol | Min | Мах | Unit | Notes |
|--|------------------|-----|-----|------|-------|
| Input/output capacitance: DQ, DQS, DQS | C _{IO} | 6 | 8 | pF | 1 |
| Delta input/output capacitance: DQ, DQS, DQS | C _{DIO} | — | 0.5 | pF | 1 |

Note:

1. This parameter is sampled. $GV_{DD} = 1.8 \text{ V} \pm 0.090 \text{ V}$, f = 1 MHz, T_A = 25°C, $V_{OUT} = GV_{DD}/2$, V_{OUT} (peak-to-peak) = 0.2 V.

6.2.2 DDR SDRAM Output AC Timing Specifications

Table 19. DDR SDRAM Output AC Timing Specifications

At recommended operating conditions.

| Parameter | Symbol ¹ | Min | Мах | Unit | Notes |
|--|---|--------------------------|----------------------------|------|-------|
| MCK[n] cycle time, MCK[<i>n</i>]/MCK[<i>n</i>] crossing | t _{MCK} | 3.75 | 6 | ns | 2 |
| ADDR/CMD output setup with respect to MCK 533 MHz 400 MHz 333 MHz | t _{ddkhas} | 1.48 1.95 2.40 | | ns | 3 |
| ADDR/CMD output hold with respect to MCK 533 MHz 400 MHz 333 MHz | ^t ddkhax | 1.48 1.95 2.40 | | ns | 3 |
| MCS[<i>n</i>] output setup with respect to MCK 533 MHz 400 MHz 333 MHz | ^t DDKHCS | 1.48 1.95 2.40 | | ns | 3 |
| MCS[<i>n</i>] output hold with respect to MCK 533 MHz 400 MHz 333 MHz | ^t DDKHCX | 1.48 1.95 2.40 | | ns | 3 |
| MCK to MDQS Skew | t _{DDKHMH} | -0.6 | 0.6 | ns | 4 |
| MDQ/MECC/MDM output setup with respect to MDQS 533 MHz 400 MHz 333 MHz | ^t DDKHDS, ^t DDKLDS | 538 700 900 | | ps | 5 |
| MDQ/MECC/MDM output hold with respect to MDQS 533 MHz 400 MHz 333 MHz | ^t ddkhdx, ^t ddkldx | 538 700 900 | | ps | 5 |
| MDQS preamble start | t _{DDKHMP} | $-0.5\times t_{MCK}-0.6$ | $-0.5 	imes t_{MCK}$ + 0.6 | ns | 6 |

9 Ethernet Management Interface Electrical Characteristics

The electrical characteristics specified here apply to MII management interface signals MDIO (management data input/output) and MDC (management data clock). The electrical characteristics for GMII, RGMII, RMII, TBI, and RTBI are specified in "Section 8, "Enhanced Three-Speed Ethernet (eTSEC)."

9.1 MII Management DC Electrical Characteristics

The MDC and MDIO are defined to operate at a supply voltage of 3.3 V. The DC electrical characteristics for MDIO and MDC are provided in this table.

| Parameter | Symbol | Min | Мах | Unit |
|--|------------------|------|------------------------|------|
| Supply voltage (3.3 V) | OV _{DD} | 3.13 | 3.47 | V |
| Output high voltage ($OV_{DD} = Min, I_{OH} = -1.0 mA$) | V _{OH} | 2.10 | OV _{DD} + 0.3 | V |
| Output low voltage (OV _{DD} =Min, I _{OL} = 1.0 mA) | V _{OL} | GND | 0.50 | V |
| Input high voltage | V _{IH} | 2.0 | — | V |
| Input low voltage | V _{IL} | — | 0.90 | V |
| Input high current ($OV_{DD} = Max, V_{IN}^{1} = 2.1 V$) | I _{IH} | — | 40 | μA |
| Input low current ($OV_{DD} = Max, V_{IN} = 0.5 V$) | I _{IL} | -600 | — | μΑ |

Table 36. MII Management DC Electrical Characteristics

Note:

1. Note that the symbol V_{IN} , in this case, represents the OV_{IN} symbol referenced in Table 1 and Table 2.

9.2 MII Management AC Electrical Specifications

This table provides the MII management AC timing specifications.

Table 37. MII Management AC Timing Specifications

At recommended operating conditions with OV_{DD} is 3.3 V ± 5%.

| Parameter | Symbol ¹ | Min | Тур | Мах | Unit | Notes |
|----------------------------|---------------------|---------------------------------|-----|--|------|---------|
| MDC frequency | f _{MDC} | 0.72 | 2.5 | 8.3 | MHz | 2, 3, 4 |
| MDC period | t _{MDC} | 120.5 | | 1389 | ns | — |
| MDC clock pulse width high | t _{MDCH} | 32 | | — | ns | — |
| MDC to MDIO valid | t _{MDKHDV} | $16 \times t_{CCB}$ | | — | ns | 5 |
| MDC to MDIO delay | t _{MDKHDX} | (16 × t _{CCB} × 8) – 3 | | $(16 \times t_{\rm CCB} \times 8) + 3$ | ns | 5 |
| MDIO to MDC setup time | t _{MDDVKH} | 5 | | — | ns | — |
| MDIO to MDC hold time | t _{MDDXKH} | 0 | | — | ns | — |
| MDC rise time | t _{MDCR} | _ | _ | 10 | ns | 4 |





Figure 25. Local Bus Signals, GPCM/UPM Signals for LCCR[CLKDIV] = 4 (PLL Enabled)

11 Programmable Interrupt Controller

In IRQ edge trigger mode, when an external interrupt signal is asserted (according to the programmed polarity), it must remain the assertion for at least 3 system clocks (SYSCLK periods).

12 JTAG

This section describes the DC and AC electrical specifications for the IEEE 1149.1 (JTAG) interface of the device.

12.1 JTAG DC Electrical Characteristics

This table provides the DC electrical characteristics for the JTAG interface.

| Parameter | Symbol ¹ | Min | Мах | Unit |
|---|---------------------|------|------------------------|------|
| High-level input voltage | V _{IH} | 2 | OV _{DD} + 0.3 | V |
| Low-level input voltage | V _{IL} | -0.3 | 0.8 | V |
| Input current ($V_{IN}^{1} = 0 V \text{ or } V_{IN} = V_{DD}$) | I _{IN} | — | ±5 | μA |
| High-level output voltage ($OV_{DD} = min, I_{OH} = -2 mA$) | V _{OH} | 2.4 | — | V |
| Low-level output voltage (OV _{DD} = min, I _{OL} = 2 mA) | V _{OL} | — | 0.4 | V |

 Table 43. JTAG DC Electrical Characteristics

Note:

1. Note that the symbol V_{IN} in this case, represents the OV_{IN}

12.2 JTAG AC Electrical Specifications

This table provides the JTAG AC timing specifications as defined in Figure 30 through Figure 32.

| Parameter | Symbol ² | Min | Мах | Unit | Notes |
|--|--|----------|------|------|-------|
| JTAG external clock frequency of operation | f _{JTG} | 0 | 33.3 | MHz | _ |
| JTAG external clock cycle time | t _{JTG} | 30 | — | ns | — |
| JTAG external clock pulse width measured at 1.4 V | t _{JTKHKL} | 15 | — | ns | — |
| JTAG external clock rise and fall times | t _{JTGR} & t _{JTGF} | 0 | 2 | ns | 6 |
| TRST assert time | t _{TRST} | 25 | — | ns | 3 |
| Input setup times: Boundary-scan data TMS, TDI | t _{JTDVKH} t _{JTIVKH} | 4 0 | | ns | 4 |
| Input hold times: Boundary-scan data TMS, TDI | t _{JTDXKH} t _{JTIXKH} | 20 25 | | ns | 4 |

Table 44. JTAG AC Timing Specifications (Independent of SYSCLK)¹

I²C

13 I²C

This section describes the DC and AC electrical characteristics for the I²C interfaces of the device.

13.1 I²C DC Electrical Characteristics

This table provides the DC electrical characteristics for the I^2C interfaces.

Table 45. I²C DC Electrical Characteristics

| Parameter | Symbol | Min | Мах | Unit | Notes |
|--|---------------------|----------------------|-----------------------------------|------|-------|
| Input high voltage level | V _{IH} | $0.7 \times OV_{DD}$ | OV _{DD} + 0.3 | V | _ |
| Input low voltage level | V _{IL} | -0.3 | $0.3\times\text{OV}_{\text{DD}}$ | V | |
| Low level output voltage | V _{OL} | 0 | $0.2\times \text{OV}_{\text{DD}}$ | V | 1 |
| Pulse width of spikes which must be suppressed by the input filter | t _{I2KHKL} | 0 | 50 | ns | 2 |
| Input current each I/O pin (input voltage is between $0.1 \times OV_{DD}$ and $0.9 \times OV_{DD}$ (max) | I | -10 | 10 | μA | 3 |
| Capacitance for each I/O pin | CI | | 10 | pF | _ |

Notes:

1. Output voltage (open drain or open collector) condition = 3 mA sink current.

- 2. See the MPC8548E PowerQUICC[™] III Integrated Processor Family Reference Manual, for information on the digital filter used.
- 3. I/O pins obstruct the SDA and SCL lines if $\ensuremath{\mathsf{OV}_{\mathsf{DD}}}$ is switched off.

13.2 I²C AC Electrical Specifications

This table provides the AC timing parameters for the I^2C interfaces.

Table 46. I²C AC Electrical Specifications

| Parameter | Symbol ¹ | Min | Мах | Unit | Notes |
|--|---------------------|-----|-----|------|-------|
| SCL clock frequency | f _{I2C} | 0 | 400 | kHz | — |
| Low period of the SCL clock | t _{I2CL} | 1.3 | — | μS | 4 |
| High period of the SCL clock | t _{I2CH} | 0.6 | — | μS | 4 |
| Setup time for a repeated START condition | t _{I2SVKH} | 0.6 | — | μS | 4 |
| Hold time (repeated) START condition (after this period, the first clock pulse is generated) | t _{I2SXKL} | 0.6 | — | μs | 4 |
| Data setup time | t _{I2DVKH} | 100 | — | ns | 4 |
| Data input hold time: CBUS compatible masters I ² C bus devices | t _{I2DXKL} | 0 | | μS | 2 |
| Data output delay time: | t _{I2OVKL} | — | 0.9 | — | 3 |
| Set-up time for STOP condition | t _{I2PVKH} | 0.6 | — | μs | — |
| Bus free time between a STOP and START condition | t _{I2KHDX} | 1.3 | — | μS | |

| 3. | The maximum t _{I2DXKL} | has only to be met if the device does not stretch the LOW period (t_{I2CL}) of the SCL signal | al. |
|----|---------------------------------|--|-----|
| | | | |

For the detail of I²C frequency calculation, see Determining the I²C Frequency Divider Ratio for SCL (AN2919). Note that the

200 MHz

390 kHz

0x26

512

133 MHz

346 kHz

0x00

384

4. Guaranteed by design.

FDR bit setting

I²C source clock frequency

Actual FDR divider selected

Actual I²C SCL frequency generated

Figure 33 provides the AC test load for the I^2C .



Figure 33. I²C AC Test Load

57

Table 46. I²C AC Electrical Specifications (continued)

| Parameter | Symbol ¹ | Min | Мах | Unit | Notes |
|---|---------------------|----------------------|-----|------|-------|
| Noise margin at the LOW level for each connected device (including hysteresis) | V _{NL} | $0.1 \times OV_{DD}$ | — | V | — |
| Noise margin at the HIGH level for each connected device (including hysteresis) | V _{NH} | $0.2 \times OV_{DD}$ | — | V | _ |

Notes:

1. The symbols used for timing specifications follow the pattern of t_{(first two letters of functional block)(signal)(state)(reference)(state) for inputs and t_(first two letters of functional block)(reference)(state)(signal)(state) for outputs. For example, t_{12DVKH} symbolizes I²C timing (I2) with respect to the time data input signals (D) reach the valid state (V) relative to the t_{12C} clock reference (K) going to the high (H) state or setup time. Also, t_{12SXKL} symbolizes I²C timing (I2) for the time that the data with respect to the start condition (S) went invalid (X) relative to the t_{12C} clock reference (K) going to the stop condition (P) reaching the valid state (V) relative to the t_{12C} clock reference (K) going to the high (H) state or setup time. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).}

2. As a transmitter, the device provides a delay time of at least 300 ns for the SDA signal (see the V_{IH}(min) of the SCL signal) to bridge the undefined region of the falling edge of SCL to avoid unintended generation of Start or Stop condition. When the device acts as the I²C bus master while transmitting, the device drives both SCL and SDA. As long as the load on SCL and SDA are balanced, the device would not cause unintended generation of Start or Stop condition. Therefore, the 300 ns SDA output delay time is not a concern. If, under some rare condition, the 300 ns SDA output delay time is required for the device as a transmitter, the following setting is recommended for the FDR bit field of the I2CFDR register to ensure both the desired I²C SCL clock frequency and SDA output delay time are achieved, assuming that the desired I²C SCL clock frequency is 400 kHz and the Digital Filter Sampling Rate Register (I2CDFSRR) is programmed with its default setting of 0x10 (decimal 16):

266 MHz

378 kHz

0x05

704

333 MHz

0x2A

371 kHz

896

I²C source clock frequency is half of the CCB clock frequency for the device.

| Parameter | Symbol | Min | Мах | Unit |
|--|------------------|------|------------------------|------|
| Supply voltage 2.5 V | BV _{DD} | 2.37 | 2.63 | V |
| High-level input voltage | V _{IH} | 1.70 | BV _{DD} + 0.3 | V |
| Low-level input voltage | V _{IL} | -0.3 | 0.7 | V |
| Input current ($BV_{IN}^{1} = 0 V \text{ or } BV_{IN} = BV_{DD}$) | Ι _{ΙΗ} | _ | 10 | μΑ |

Table 50. GP_{IN} DC Electrical Characteristics (2.5 V DC)

Note:

1. The symbol $\mathsf{BV}_{\mathsf{IN}}$ in this case, represents the $\mathsf{BV}_{\mathsf{IN}}$ symbol referenced in Table 1.

15 PCI/PCI-X

This section describes the DC and AC electrical specifications for the PCI/PCI-X bus of the device.

Note that the maximum PCI-X frequency in synchronous mode is 110 MHz.

15.1 PCI/PCI-X DC Electrical Characteristics

This table provides the DC electrical characteristics for the PCI/PCI-X interface.

Table 51. PCI/PCI-X DC Electrical Characteristics¹

| Parameter | Symbol | Min | Max | Unit | Notes |
|---|-----------------|------|------------------------|------|-------|
| High-level input voltage | V _{IH} | 2 | OV _{DD} + 0.3 | V | — |
| Low-level input voltage | V _{IL} | -0.3 | 0.8 | V | — |
| Input current ($V_{IN} = 0 V \text{ or } V_{IN} = V_{DD}$) | I _{IN} | — | ±5 | μA | 2 |
| High-level output voltage ($OV_{DD} = min, I_{OH} = -2 mA$) | V _{OH} | 2.4 | — | V | — |
| Low-level output voltage (OV_{DD} = min, I_{OL} = 2 mA) | V _{OL} | — | 0.4 | V | — |

Notes:

1. Ranges listed do not meet the full range of the DC specifications of the PCI 2.2 Local Bus Specifications.

2. The symbol V_{IN} , in this case, represents the OV_{IN} symbol referenced in Table 1 and Table 2.

15.2 PCI/PCI-X AC Electrical Specifications

This section describes the general AC timing parameters of the PCI/PCI-X bus. Note that the clock reference CLK is represented by SYSCLK when the PCI controller is configured for synchronous mode and by PCIn_CLK when it is configured for asynchronous mode.

PCI/PCI-X

Figure 36 shows the PCI/PCI-X input AC timing conditions.



Figure 36. PCI/PCI-X Input AC Timing Measurement Conditions

Figure 37 shows the PCI/PCI-X output AC timing conditions.





Table 53 provides the PCI-X AC timing specifications at 66 MHz.

| | Table 53 | . PCI-X AC | Timing | Specifications | at 66 | MHz |
|--|----------|------------|--------|-----------------------|-------|-----|
|--|----------|------------|--------|-----------------------|-------|-----|

| Parameter | Symbol | Min | Max | Unit | Notes |
|---|---------------------|-----|-----|--------|---------------|
| SYSCLK to signal valid delay | ^t PCKHOV | _ | 3.8 | ns | 1, 2, 3, 7, 8 |
| Output hold from SYSCLK | t _{PCKHOX} | 0.7 | | ns | 1, 10 |
| SYSCLK to output high impedance | t _{PCKHOZ} | - | 7 | ns | 1, 4, 8, 11 |
| Input setup time to SYSCLK | t _{PCIVKH} | 1.7 | _ | ns | 3, 5 |
| Input hold time from SYSCLK | t _{PCIXKH} | 0.5 | _ | ns | 10 |
| REQ64 to HRESET setup time | t _{PCRVRH} | 10 | _ | clocks | 11 |
| HRESET to REQ64 hold time | t _{PCRHRX} | 0 | 50 | ns | 11 |
| HRESET high to first FRAME assertion | t _{PCRHFV} | 10 | _ | clocks | 9, 11 |
| PCI-X initialization pattern to HRESET setup time | ^t PCIVRH | 10 | _ | clocks | 11 |

| Symbol | Parameter | Min | Nom | Max | Unit | Comments |
|------------------------|-----------------------------|-----|-----|-----|------|--|
| T _{crosslink} | Crosslink random timeout | 0 | | 1 | ms | This random timeout helps resolve conflicts in crosslink configuration by eventually resulting in only one downstream and one upstream port. See Note 7. |

Notes:

1. No test load is necessarily associated with this value.

- 2. Specified at the measurement point into a timing and voltage compliance test load as shown in Figure 50 and measured over any 250 consecutive TX UIs. (Also see the transmitter compliance eye diagram shown in Figure 48.)
- 3. A T_{TX-EYE} = 0.70 UI provides for a total sum of deterministic and random jitter budget of T_{TX-JITTER-MAX} = 0.30 UI for the transmitter collected over any 250 consecutive TX UIs. The T_{TX-EYE-MEDIAN-to-MAX-JITTER} median is less than half of the total TX jitter budget collected over any 250 consecutive TX UIs. Note that the median is not the same as the mean. The jitter median describes the point in time where the number of jitter points on either side is approximately equal as opposed to the averaged time value.
- 4. The transmitter input impedance shall result in a differential return loss greater than or equal to 12 dB and a common mode return loss greater than or equal to 6 dB over a frequency range of 50 MHz to 1.25 GHz. This input impedance requirement applies to all valid input levels. The reference impedance for return loss measurements is 50 Ω to ground for both the D+ and D- line (that is, as measured by a vector network analyzer with 50- Ω probes—see Figure 50). Note that the series capacitors C_{TX} is optional for the return loss measurement.
- 5. Measured between 20%–80% at transmitter package pins into a test load as shown in Figure 50 for both V_{TX-D+} and V_{TX-D-}.
- 6. See Section 4.3.1.8 of the PCI Express Base Specifications Rev 1.0a.
- 7. See Section 4.2.6.3 of the PCI Express Base Specifications Rev 1.0a.
- 8. MPC8548E SerDes transmitter does not have CTX built in. An external AC coupling capacitor is required.

17.4.2 Transmitter Compliance Eye Diagrams

The TX eye diagram in Figure 48 is specified using the passive compliance/test measurement load (see Figure 50) in place of any real PCI Express interconnect +RX component.

There are two eye diagrams that must be met for the transmitter. Both eye diagrams must be aligned in time using the jitter median to locate the center of the eye diagram. The different eye diagrams differ in voltage depending whether it is a transition bit or a de-emphasized bit. The exact reduced voltage level of the de-emphasized bit is always relative to the transition bit.

The eye diagram must be valid for any 250 consecutive UIs.

A recovered TX UI is calculated over 3500 consecutive unit intervals of sample data. The eye diagram is created using all edges of the 250 consecutive UI in the center of the 3500 UI used for calculating the TX UI.

NOTE

It is recommended that the recovered TX UI is calculated using all edges in the 3500 consecutive UI interval with a fit algorithm using a minimization merit function (for example, least squares and median deviation fits).

PCI Express

The eye diagram must be valid for any 250 consecutive UIs.

A recovered TX UI is calculated over 3500 consecutive unit intervals of sample data. The eye diagram is created using all edges of the 250 consecutive UI in the center of the 3500 UI used for calculating the TX UI.

NOTE

The reference impedance for return loss measurements is 50. to ground for both the D+ and D– line (that is, as measured by a vector network analyzer with 50- Ω probes—see Figure 50). Note that the series capacitors, CTX, are optional for the return loss measurement.



Figure 49. Minimum Receiver Eye Timing and Voltage Compliance Specification

17.5.1 Compliance Test and Measurement Load

The AC timing and voltage parameters must be verified at the measurement point, as specified within 0.2 inches of the package pins, into a test/measurement load shown in Figure 50.

NOTE

The allowance of the measurement point to be within 0.2 inches of the package pins is meant to acknowledge that package/board routing may benefit from D+ and D- not being exactly matched in length at the package pin boundary.



Figure 50. Compliance Test/Measurement Load

Serial RapidIO

transmitter that implements pre-emphasis (to equalize the link and reduce inter-symbol interference) need only comply with the transmitter output compliance mask when pre-emphasis is disabled or minimized.



Figure 52. Transmitter Output Compliance Mask

| Transmitter Type | V _{DIFF} min (mV) | V _{DIFF} max (mV) | A (UI) | B (UI) |
|-------------------------|----------------------------|----------------------------|--------|--------|
| 1.25 GBaud short range | 250 | 500 | 0.175 | 0.39 |
| 1.25 GBaud long range | 400 | 800 | 0.175 | 0.39 |
| 2.5 GBaud short range | 250 | 500 | 0.175 | 0.39 |
| 2.5 GBaud long range | 400 | 800 | 0.175 | 0.39 |
| 3.125 GBaud short range | 250 | 500 | 0.175 | 0.39 |
| 3.125 GBaud long range | 400 | 800 | 0.175 | 0.39 |

Table 65. Transmitter Differential Output Eye Diagram Parameters

18.7 Receiver Specifications

LP-serial receiver electrical and timing specifications are stated in the text and tables of this section.

Receiver input impedance shall result in a differential return loss better that 10 dB and a common mode return loss better than 6 dB from 100 MHz to $(0.8) \times$ (baud frequency). This includes contributions from on-chip circuitry, the chip package, and any off-chip components related to the receiver. AC coupling

components are included in this requirement. The reference impedance for return loss measurements is $100-\Omega$ resistive for differential return loss and $25-\Omega$ resistive for common mode.

| Characteristic | Symbol | Rai | nge | Unit | Notes | |
|--|-----------------|------|-------------------|--------|--|--|
| onaraoteristic | Cymbol | Min | Мах | onit | Notes | |
| Differential input voltage | V _{IN} | 200 | 1600 | mVp-p | Measured at receiver | |
| Deterministic jitter tolerance | J _D | 0.37 | — | UI p-p | Measured at receiver | |
| Combined deterministic and random jitter tolerance | J _{DR} | 0.55 | — | UI p-p | Measured at receiver | |
| Total jitter tolerance ¹ | J _T | 0.65 | — | UI p-p | Measured at receiver | |
| Multiple input skew | S _{MI} | _ | 24 | ns | Skew at the receiver input between lanes of a multilane link | |
| Bit error rate | BER | _ | 10 ⁻¹² | — | — | |
| Unit interval | UI | 800 | 800 | ps | ±100 ppm | |

| Table 66 | . Receiver | AC | Timing | Specification | ns—1.25 GBaud |
|----------|------------|----|--------|---------------|---------------|
|----------|------------|----|--------|---------------|---------------|

Note:

1. Total jitter is composed of three components, deterministic jitter, random jitter, and single frequency sinusoidal jitter. The sinusoidal jitter may have any amplitude and frequency in the unshaded region of Figure 53. The sinusoidal jitter component is included to ensure margin for low frequency jitter, wander, noise, crosstalk, and other variable system effects.

Table 67. Receiver AC Timing Specifications—2.5 GBaud

| Characteristic | Symbol | Rai | Range | | Notos | |
|--|-----------------|------|-------------------|--------|--|--|
| Gharacteristic | Symbol | Min | Max | Onit | NOICS | |
| Differential input voltage | V _{IN} | 200 | 1600 | mVp-p | Measured at receiver | |
| Deterministic jitter tolerance | J _D | 0.37 | — | UI p-p | Measured at receiver | |
| Combined deterministic and random jitter tolerance | J _{DR} | 0.55 | — | UI p-p | Measured at receiver | |
| Total jitter tolerance ¹ | J _T | 0.65 | — | UI p-p | Measured at receiver | |
| Multiple input skew | S _{MI} | — | 24 | ns | Skew at the receiver input between lanes of a multilane link | |
| Bit error rate | BER | — | 10 ⁻¹² | | — | |
| Unit interval | UI | 400 | 400 | ps | ±100 ppm | |

Note:

1. Total jitter is composed of three components, deterministic jitter, random jitter, and single frequency sinusoidal jitter. The sinusoidal jitter may have any amplitude and frequency in the unshaded region of Figure 53. The sinusoidal jitter component is included to ensure margin for low frequency jitter, wander, noise, crosstalk, and other variable system effects.

Package Description

| Signal | Package Pin Number | Pin Type | Power Supply | Notes |
|--------------------------|---|----------|------------------|--------------|
| MDIC[0:1] | A19, B19 | I/O | GV _{DD} | 36 |
| | Local Bus Controller Interface | | | |
| LAD[0:31] | E27, B20, H19, F25, A20, C19, E28, J23, A25, K22, B28, D27, D19, J22, K20, D28, D25, B25, E22, F22, F21, C25, C22, B23, F20, A23, A22, E19, A21, D21, F19, B21 | I/O | BV _{DD} | |
| LDP[0:3] | K21, C28, B26, B22 | I/O | BV _{DD} | _ |
| LA[27] | H21 | 0 | BV _{DD} | 5, 9 |
| LA[28:31] | H20, A27, D26, A28 | 0 | BV _{DD} | 5, 7, 9 |
| LCS[0:4] | J25, C20, J24, G26, A26 | 0 | BV _{DD} | — |
| LCS5/DMA_DREQ2 | D23 | I/O | BV _{DD} | 1 |
| LCS6/DMA_DACK2 | G20 | 0 | BV _{DD} | 1 |
| LCS7/DMA_DDONE2 | E21 | 0 | BV _{DD} | 1 |
| LWE0/LBS0/LSDDQM[0] | G25 | 0 | BV _{DD} | 5, 9 |
| LWE1/LBS1/LSDDQM[1] | C23 | 0 | BV _{DD} | 5, 9 |
| LWE2/LBS2/LSDDQM[2] | J21 | 0 | BV _{DD} | 5, 9 |
| LWE3/LBS3/LSDDQM[3] | A24 | 0 | BV _{DD} | 5, 9 |
| LALE | H24 | 0 | BV _{DD} | 5, 8, 9 |
| LBCTL | G27 | 0 | BV _{DD} | 5, 8, 9 |
| LGPL0/LSDA10 | F23 | 0 | BV _{DD} | 5, 9 |
| LGPL1/LSDWE | G22 | 0 | BV _{DD} | 5, 9 |
| LGPL2/LOE/LSDRAS | B27 | 0 | BV _{DD} | 5, 8, 9 |
| LGPL3/LSDCAS | F24 | 0 | BV _{DD} | 5, 9 |
| LGPL4/LGTA/LUPWAIT/LPBSE | H23 | I/O | BV _{DD} | — |
| LGPL5 | E26 | 0 | BV _{DD} | 5, 9 |
| LCKE | E24 | 0 | BV _{DD} | — |
| LCLK[0:2] | E23, D24, H22 | 0 | BV _{DD} | — |
| LSYNC_IN | F27 | I | BV _{DD} | — |
| LSYNC_OUT | F28 | 0 | BV _{DD} | — |
| | DMA | | I | |
| DMA_DACK[0:1] | AD3, AE1 | 0 | OV _{DD} | 5, 9, 106 |
| DMA_DREQ[0:1] | AD4, AE2 | I | OV _{DD} | - |
| DMA_DDONE[0:1] | AD2, AD1 | 0 | OV _{DD} | - |
| | Programmable Interrupt Controller | | | |

| Signal | Package Pin Number | Pin Type | Power Supply | Notes | |
|--------------------|--|----------|------------------|-----------|--|
| LSYNC_IN | F27 | I | BV _{DD} | — | |
| LSYNC_OUT | F28 | 0 | BV _{DD} | — | |
| | DMA | | I | | |
| DMA_DACK[0:1] | AD3, AE1 | 0 | OV _{DD} | 5, 9, 108 | |
| DMA_DREQ[0:1] | AD4, AE2 | I | OV _{DD} | — | |
| DMA_DDONE[0:1] | AD2, AD1 | 0 | OV _{DD} | — | |
| | Programmable Interrupt Controller | | I | | |
| UDE | AH16 | I | OV _{DD} | _ | |
| MCP | AG19 | I | OV _{DD} | — | |
| IRQ[0:7] | AG23, AF18, AE18, AF20, AG18, AF17, AH24, AE20 | Ι | OV _{DD} | — | |
| IRQ[8] | AF19 | I | OV _{DD} | — | |
| IRQ[9]/DMA_DREQ3 | AF21 | I | OV _{DD} | 1 | |
| IRQ[10]/DMA_DACK3 | AE19 | I/O | OV _{DD} | 1 | |
| IRQ[11]/DMA_DDONE3 | AD20 | I/O | OV _{DD} | 1 | |
| IRQ_OUT | AD18 | 0 | OV _{DD} | 2, 4 | |
| | Ethernet Management Interface | | | | |
| EC_MDC | AB9 | 0 | OV _{DD} | 5, 9 | |
| EC_MDIO | AC8 | I/O | OV _{DD} | — | |
| | Gigabit Reference Clock | | | | |
| EC_GTX_CLK125 | V11 | I | LV _{DD} | — | |
| | Three-Speed Ethernet Controller (Gigabit Ethernet 1) | | | | |
| TSEC1_RXD[7:0] | R5, U1, R3, U2, V3, V1, T3, T2 | I | LV _{DD} | — | |
| TSEC1_TXD[7:0] | T10, V7, U10, U5, U4, V6, T5, T8 | 0 | LV _{DD} | 5, 9 | |
| TSEC1_COL | TSEC1_COL R4 | | LV _{DD} | — | |
| TSEC1_CRS | V5 | I/O | LV _{DD} | 20 | |
| TSEC1_GTX_CLK | U7 | 0 | LV _{DD} | — | |
| TSEC1_RX_CLK | U3 | I | LV _{DD} | — | |
| TSEC1_RX_DV | V2 | I | LV _{DD} | — | |
| TSEC1_RX_ER | T1 | I | LV _{DD} | — | |
| TSEC1_TX_CLK | Т6 | I | LV _{DD} | — | |
| TSEC1_TX_EN | U9 | 0 | LV _{DD} | 30 | |
| TSEC1_TX_ER | Τ7 | 0 | LV _{DD} | | |
| GPIN[0:7] | P2, R2, N1, N2, P3, M2, M1, N3 | I | LV _{DD} | 103 | |

Clocking

| Characteristic | Maximum Process 800 MHz | | or Core Frequency | | Unit | Notes |
|-------------------------------|----------------------------|-----|-------------------|------|------|-------|
| | Min | Max | Min | Max | | |
| e500 core processor frequency | 800 | 800 | 800 | 1000 | MHz | 1, 2 |

Table 77. Processor Core Clocking Specifications (MPC8543E)

Notes:

1. **Caution:** The CCB to SYSCLK ratio and e500 core to CCB ratio settings must be chosen such that the resulting SYSCLK frequency, e500 (core) frequency, and CCB frequency do not exceed their respective maximum or minimum operating frequencies. See Section 20.2, "CCB/SYSCLK PLL Ratio," and Section 20.3, "e500 Core PLL Ratio," for ratio settings.

2.)The minimum e500 core frequency is based on the minimum platform frequency of 333 MHz.

Table 78. Memory Bus Clocking Specifications (MPC8548E and MPC8547E)

| | Maximum Process | Unit | Notes | |
|------------------------|-----------------|------|-------|------|
| Characteristic | 1000, 1200 | | | |
| | Min | Max | | |
| Memory bus clock speed | 166 | 266 | MHz | 1, 2 |

Notes:

1. **Caution:** The CCB clock to SYSCLK ratio and e500 core to CCB clock ratio settings must be chosen such that the resulting SYSCLK frequency, e500 (core) frequency, and CCB clock frequency do not exceed their respective maximum or minimum operating frequencies. See Section 20.2, "CCB/SYSCLK PLL Ratio," and Section 20.3, "e500 Core PLL Ratio," for ratio settings.

2. The memory bus speed is half of the DDR/DDR2 data rate, hence, half of the platform clock frequency.

Table 79. Memory Bus Clocking Specifications (MPC8545E)

| | Maximum Process | | | |
|------------------------|---------------------|-----|-----|-------|
| Characteristic | 800, 1000, 1200 MHz | | | Notes |
| | Min | Мах | | |
| Memory bus clock speed | 166 | 200 | MHz | 1, 2 |

Notes:

 Caution: The CCB clock to SYSCLK ratio and e500 core to CCB clock ratio settings must be chosen such that the resulting SYSCLK frequency, e500 (core) frequency, and CCB clock frequency do not exceed their respective maximum or minimum operating frequencies. See Section 20.2, "CCB/SYSCLK PLL Ratio," and Section 20.3, "e500 Core PLL Ratio," for ratio settings.

2. The memory bus speed is half of the DDR/DDR2 data rate, hence, half of the platform clock frequency.

System Design Information

The platform PLL ratio and e500 PLL ratio configuration pins are not equipped with these default pull-up devices.

22.9 JTAG Configuration Signals

Correct operation of the JTAG interface requires configuration of a group of system control pins as demonstrated in Figure 63. Care must be taken to ensure that these pins are maintained at a valid deasserted state under normal operating conditions as most have asynchronous behavior and spurious assertion gives unpredictable results.

Boundary-scan testing is enabled through the JTAG interface signals. The TRST signal is optional in the IEEE 1149.1 specification, but it is provided on all processors built on Power Architecture technology. The device requires TRST to be asserted during power-on reset flow to ensure that the JTAG boundary logic does not interfere with normal chip operation. While the TAP controller can be forced to the reset state using only the TCK and TMS signals, generally systems assert TRST during the power-on reset flow. Simply tying TRST to HRESET is not practical because the JTAG interface is also used for accessing the common on-chip processor (COP), which implements the debug interface to the chip.

The COP function of these processors allow a remote computer system (typically, a PC with dedicated hardware and debugging software) to access and control the internal operations of the processor. The COP interface connects primarily through the JTAG port of the processor, with some additional status monitoring signals. The COP port requires the ability to independently assert HRESET or TRST in order to fully control the processor. If the target system has independent reset sources, such as voltage monitors, watchdog timers, power supply failures, or push-button switches, then the COP reset signals must be merged into these signals with logic.

The arrangement shown in Figure 63 allows the COP port to independently assert $\overline{\text{HRESET}}$ or $\overline{\text{TRST}}$, while ensuring that the target can drive $\overline{\text{HRESET}}$ as well.

The COP interface has a standard header, shown in Figure 62, for connection to the target system, and is based on the 0.025" square-post, 0.100" centered header assembly (often called a Berg header). The connector typically has pin 14 removed as a connector key.

The COP header adds many benefits such as breakpoints, watchpoints, register and memory examination/modification, and other standard debugger features. An inexpensive option can be to leave the COP header unpopulated until needed.

There is no standardized way to number the COP header; so emulator vendors have issued many different pin numbering schemes. Some COP headers are numbered top-to-bottom then left-to-right, while others use left-to-right then top-to-bottom. Still others number the pins counter-clockwise from pin 1 (as with an IC). Regardless of the numbering scheme, the signal placement recommended in Figure 62 is common to all known emulators.

22.9.1 Termination of Unused Signals

Freescale recommends the following connections, when the JTAG interface and COP header are not used:

• TRST must be tied to HRESET through a 0 k Ω isolation resistor so that it is asserted when the system reset signal (HRESET) is asserted, ensuring that the JTAG scan chain is initialized during the power-on reset flow. Freescale recommends that the COP header be designed into the system

24 Document Revision History

The following table provides a revision history for this hardware specification.

Rev. Date Substantive Change(s) Number • Updated Section 21.2, "Thermal for Version 2.1.1, 2.1.2, and 2.1.3 Silicon FC-PBGA with Full Lid and 9 02/2012 Version 3.1.x Silicon with Stamped Lid," with version 3.0 silicon information. Added Figure 56, "Mechanical Dimensions and Bottom Surface Nomenclature of the FC-PBGA with Stamped Lid." • Updated Table 87, "Part Numbering Nomenclature," with version 3.0 silicon information. Removed Note from Section 5.1. "Power-On Ramp Rate". • Changed the Table 10 title to "Power Supply Ramp Rate". • Removed table 11. • Updated the title of Section 21.2, "Thermal for Version 2.1.1, 2.1.2, and 2.1.3 Silicon FC-PBGA with Full Lid and Version 3.1.x Silicon with Stamped Lid" to include Thermal Version 2.1.3 and Version 3.1.x Silicon. Corrected the leaded Solder Ball composition in Table 70, "Package Parameters" • Updated Table 87, "Part Numbering Nomenclature," with Version 3.1.x silicon information. • Updated the Min and Max value of TDO in the valid times row of Table 44, "JTAG AC Timing Specifications (Independent of SYSCLK)¹" from 4 and 25 to 2 and 10 respectively . 8 04/2011 Added Section 14.1, "GPOUT/GPIN Electrical Characteristics." • Updated Table 71, "MPC8548E Pinout Listing," Table 72, "MPC8547E Pinout Listing," Table 73, "MPC8545E Pinout Listing," and Table 74, "MPC8543E Pinout Listing," to reflect that the TDO signal is not driven during HRSET* assertion. • Updated Table 87, "Part Numbering Nomenclature" with Ver. 2.1.3 silicon information. In Table 37, "MII Management AC Timing Specifications, modified the fifth row from "MDC to MDIO 7 09/2010 delay tMDKHDX (16 x tptb_clk x 8) - 3 - (16 x tptb_clk x 8) + 3" to "MDC to MDIO delay tMDKHDX $(16 \times tCCB \times 8) - 3 - (16 \times tCCB \times 8) + 3."$ Updated Figure 55, "Mechanical Dimensions and Bottom Surface Nomenclature of the HiCTE FC-CBGA and FC-PBGA with Full Lid and figure notes. 6 12/2009 • In Section 5.1, "Power-On Ramp Rate" added explanation that Power-On Ramp Rate is required to avoid falsely triggering ESD circuitry. In Table 13 changed required ramp rate from 545 V/s for MVREF and VDD/XVDD/SVDD to 3500 V/s for MVREF and 4000 V/s for VDD. • In Table 13 deleted ramp rate requirement for XVDD/SVDD. In Table 13 footnote 1 changed voltage range of concern from 0-400 mV to 20-500mV. In Table 13 added footnote 2 explaining that VDD voltage ramp rate is intended to control ramp rate of AVDD pins. 5 10/2009 • In Table 27, "GMII Receive AC Timing Specifications," changed duty cycle specification from 40/60 to 35/75 for RX CLK duty cycle. Updated tMDKHDX in Table 37, "MII Management AC Timing Specifications." • Added a reference to Revision 2.1.2. • Updated Table 55, "MII Management AC Timing Specifications." Added Section 5.1, "Power-On Ramp Rate."

Table 88. Document Revision History

| Rev. Number | Date | Substantive Change(s) |
|----------------|---------|---|
| 2 | 04/2008 | Removed 1:1 support on Table 82, "e500 Core to CCB Clock Ratio." Removed MDM from Table 18, "DDR SDRAM Input AC Timing Specifications." MDM is an Output. Figure 57, "PLL Power Supply Filter Circuit with PLAT Pins" (AVDD_PLAT). Figure 58, "PLL Power Supply Filter Circuit with CORE Pins" (AVDD_CORE). Split Figure 59, "PLL Power Supply Filter Circuit with PCI/LBIU Pins," (formerly called just "PLL Power Supply Filter Circuit with PCI/LBIU Pins," (formerly called just "PLL Power Supply Filter Circuit with PCI/LBIU Pins," (formerly called just "PLL Power Supply Filter Circuit.") into three figures: the original (now specific for AVDD_PCI/AVDD_LBIU) and two new ones. |
| 1 | 10/2007 | Adjusted maximum SYSCLK frequency down in Table 5, "SYSCLK AC Timing Specifications" per device erratum GEN-13. Clarified notes to Table 6, "EC_GTX_CLK125 AC Timing Specifications." Added Section 4.4, "PCI/PCL-X Reference Clock Timing." Clarified descriptions and added PCI/PCI-X to Table 9, "PLL Lock Times." Removed support for 266 and 200 Mbps data rates per device erratum GEN-13 in Section 6, "DDR and DDR2 SDRAM." Clarified Note 4 of Table 19, "DDR SDRAM Output AC Timing Specifications." Clarified Note 4 of Table 19, "DDR SDRAM Output AC Timing Specifications." Clarified Note 4 of Table 19, "DDR SDRAM Output AC Timing Specifications." Clarified Note 4 of Table 29, "GMII, MII, RMII, and TBI DC Electrical Characteristics." Corrected V_{IL}(max) in Table 22, "GMII, MII, RMII, TBI, RGMII, RTBI, and FIFO DC Electrical Characteristics." Removed DC parameters from Table 24, Table 25, Table 26, Table 27, Table 28, Table 29, Table 32, Table 34, and Table 35. Corrected V_{IH}(min) in Table 36, "MII Management DC Electrical Characteristics." Corrected V_{IH}(min) in Table 37, "MII Management AC Timing Specifications." Updated parameter descriptions for t_{LBIVKH1}, t_{LBIVKH2}, t_{LBIXKH1}, and t_{LBIXKH2} in Table 40, "Local Bus Timing Parameters (BV_{DD} = 3.5 V)—PLL Enabled" and Table 40, "Local Bus Timing Parameters (BV_{DD} = 3.5 V)—PLL Enabled." Updated parameter descriptions for t_{LBIVKH1}, t_{LBIVKL2}, t_{LBIXKH1}, and t_{LBIXKL2} in Table 42, "Local Bus Timing Parameters —PLL Bypassed." Note that t_{LBIVKL2} and t_{LBIXKL2} in Table 42, "Local Bus Signals (PLL Bypass Mode)." Added LUPWAIT signal to Figure 23, "Local Bus Signals (PLL Enabled)" and Figure 24, "Local Bus Signals (PLL Bypass Mode)." Added LOPWAIT assertion in Figure 26, Figure 27 and Figure 28. Carrified the PCI reference clock in Section 15.2, "PCI/PCI-X AC Electrical Specifications" Added LOP |
| 0 | 07/2007 | Initial Release |

Table 88. Document Revision History (continued)