



Welcome to [E-XFL.COM](#)

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "Embedded - Microcontrollers"

#### Details

Product Status	Active
Core Processor	ARM® Cortex®-M4
Core Size	32-Bit Single-Core
Speed	120MHz
Connectivity	CANbus, EBI/EMI, I²C, IrDA, SD, SPI, UART/USART, USB, USB OTG
Peripherals	DMA, I²S, LVD, POR, PWM, WDT
Number of I/O	66
Program Memory Size	1MB (1M x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	256K x 8
Voltage - Supply (Vcc/Vdd)	1.71V ~ 3.6V
Data Converters	A/D 32x16b; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LQFP
Supplier Device Package	100-LQFP (14x14)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/nxp-semiconductors/mk24fn1m0vll12">https://www.e-xfl.com/product-detail/nxp-semiconductors/mk24fn1m0vll12</a>


Symbol	Description	Min.	Max.	Unit
$V_{DD}$	Digital supply voltage	-0.3	3.8	V
$I_{DD}$	Digital supply current	—	185	mA
$V_{DIO}$	Digital input voltage (except RESET, EXTAL, and XTAL)	-0.3	5.5	V
$V_{DRTC\_WAKEUP}$	RTC Wakeup input voltage	-0.3	$V_{BAT} + 0.3$	V
$V_{AIO}$	Analog <sup>1</sup> , RESET, EXTAL, and XTAL input voltage	-0.3	$V_{DD} + 0.3$	V
$I_D$	Maximum current single pin limit (applies to all digital pins)	-25	25	mA
$V_{DDA}$	Analog supply voltage	$V_{DD} - 0.3$	$V_{DD} + 0.3$	V
$V_{USB0\_DP}$	USB0_DP input voltage	-0.3	3.63	V
$V_{USB0\_DM}$	USB0_DM input voltage	-0.3	3.63	V
$V_{REGIN}$	USB regulator input	-0.3	6.0	V
$V_{BAT}$	RTC battery supply voltage	-0.3	3.8	V

1. Analog pins are defined as pins that do not have an associated general purpose I/O port function.

## 2 General

### 2.1 AC electrical characteristics

Unless otherwise specified, propagation delays are measured from the 50% to the 50% point, and rise and fall times are measured at the 20% and 80% points, as shown in the following figure.



$$\text{The midpoint is } V_{IL} + (V_{IH} - V_{IL}) / 2$$

Figure 2. Input signal measurement reference

### 2.2 Nonswitching electrical specifications

**Table 4. Voltage and current operating behaviors (continued)**

Symbol	Description	Min.	Max.	Unit	Notes
	<ul style="list-style-type: none"> <li>• <math>2.7 \text{ V} \leq V_{DD} \leq 3.6 \text{ V}</math>, <math>I_{OH} = -8\text{mA}</math></li> <li>• <math>1.71 \text{ V} \leq V_{DD} \leq 2.7 \text{ V}</math>, <math>I_{OH} = -3\text{mA}</math></li> </ul>	$V_{DD} - 0.5$	—	V	
	Output high voltage — low drive strength <ul style="list-style-type: none"> <li>• <math>2.7 \text{ V} \leq V_{DD} \leq 3.6 \text{ V}</math>, <math>I_{OH} = -2\text{mA}</math></li> <li>• <math>1.71 \text{ V} \leq V_{DD} \leq 2.7 \text{ V}</math>, <math>I_{OH} = -0.6\text{mA}</math></li> </ul>	$V_{DD} - 0.5$	—	V	
$I_{OHT}$	Output high current total for all ports	—	100	mA	
$V_{OH\_RTC\_WAKEUP}$	Output high voltage — high drive strength	$V_{BAT} - 0.5$	—	V	
	<ul style="list-style-type: none"> <li>• <math>2.7 \text{ V} \leq V_{BAT} \leq 3.6 \text{ V}</math>, <math>I_{OH} = -10\text{mA}</math></li> <li>• <math>1.71 \text{ V} \leq V_{BAT} \leq 2.7 \text{ V}</math>, <math>I_{OH} = -3\text{mA}</math></li> </ul>	$V_{BAT} - 0.5$	—	V	
$I_{OH\_RTC\_WAKEUP}$	Output high voltage — low drive strength	$V_{BAT} - 0.5$	—	V	
	<ul style="list-style-type: none"> <li>• <math>2.7 \text{ V} \leq V_{BAT} \leq 3.6 \text{ V}</math>, <math>I_{OH} = -2\text{mA}</math></li> <li>• <math>1.71 \text{ V} \leq V_{BAT} \leq 2.7 \text{ V}</math>, <math>I_{OH} = -0.6\text{mA}</math></li> </ul>	$V_{BAT} - 0.5$	—	V	
$I_{OL\_RTC\_WAKEUP}$	Output high current total for RTC_WAKEUP pins	—	100	mA	
$V_{OL}$	Output low voltage — high drive strength	—	0.5	V	
	<ul style="list-style-type: none"> <li>• <math>2.7 \text{ V} \leq V_{DD} \leq 3.6 \text{ V}</math>, <math>I_{OL} = 9\text{mA}</math></li> <li>• <math>1.71 \text{ V} \leq V_{DD} \leq 2.7 \text{ V}</math>, <math>I_{OL} = 3\text{mA}</math></li> </ul>	—	0.5	V	
$V_{OL\_RTC\_WAKEUP}$	Output low voltage — low drive strength	—	0.5	V	
	<ul style="list-style-type: none"> <li>• <math>2.7 \text{ V} \leq V_{DD} \leq 3.6 \text{ V}</math>, <math>I_{OL} = 2\text{mA}</math></li> <li>• <math>1.71 \text{ V} \leq V_{DD} \leq 2.7 \text{ V}</math>, <math>I_{OL} = 0.6\text{mA}</math></li> </ul>	—	0.5	V	
$I_{OLT}$	Output low current total for all ports	—	100	mA	
$V_{OL\_RTC\_WAKEUP}$	Output low voltage — high drive strength	—	0.5	V	
	<ul style="list-style-type: none"> <li>• <math>2.7 \text{ V} \leq V_{BAT} \leq 3.6 \text{ V}</math>, <math>I_{OL} = 10\text{mA}</math></li> <li>• <math>1.71 \text{ V} \leq V_{BAT} \leq 2.7 \text{ V}</math>, <math>I_{OL} = 3\text{mA}</math></li> </ul>	—	0.5	V	
$I_{OL\_RTC\_WAKEUP}$	Output low voltage — low drive strength	—	0.5	V	
	<ul style="list-style-type: none"> <li>• <math>2.7 \text{ V} \leq V_{BAT} \leq 3.6 \text{ V}</math>, <math>I_{OL} = 2\text{mA}</math></li> <li>• <math>1.71 \text{ V} \leq V_{BAT} \leq 2.7 \text{ V}</math>, <math>I_{OL} = 0.6\text{mA}</math></li> </ul>	—	0.5	V	
$I_{OL\_RTC\_WAKEUP}$	Output low current total for RTC_WAKEUP pins	—	100	mA	
$I_{IN}$	Input leakage current (per pin) for full temperature range	—	1	$\mu\text{A}$	1
$I_{IN}$	Input leakage current (per pin) at $25^\circ\text{C}$	—	0.025	$\mu\text{A}$	1
$I_{IN\_RTC\_WAKEUP}$	Input leakage current (per RTC_WAKEUP pin) for full temperature range	—	1	$\mu\text{A}$	
$I_{IN\_RTC\_WAKEUP}$	Input leakage current (per RTC_WAKEUP pin) at $25^\circ\text{C}$	—	0.025	$\mu\text{A}$	

Table continues on the next page...

## 2.2.5 Power consumption operating behaviors

### NOTE

The maximum values represent characterized results equivalent to the mean plus three times the standard deviation (mean + 3 sigma).

**Table 6. Power consumption operating behaviors**

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
I <sub>DDA</sub>	Analog supply current	—	—	See note	mA	1
I <sub>DD_RUN</sub>	Run mode current — all peripheral clocks disabled, code executing from flash	—	31.1 31	36.65 36.75	mA mA	2
I <sub>DD_RUN</sub>	Run mode current — all peripheral clocks enabled, code executing from flash	—	42.7 40 48.33	48.35 41.60 51.50	mA mA mA	3, 4
I <sub>DD_WAIT</sub>	Wait mode high frequency current at 3.0 V — all peripheral clocks disabled	—	17.9	—	mA	2
I <sub>DD_WAIT</sub>	Wait mode reduced frequency current at 3.0 V — all peripheral clocks disabled	—	6.9	—	mA	5
I <sub>DD_VLPR</sub>	Very-low-power run mode current at 3.0 V — all peripheral clocks disabled	—	1.0	—	mA	6
I <sub>DD_VLPR</sub>	Very-low-power run mode current at 3.0 V — all peripheral clocks enabled	—	1.7	—	mA	7
I <sub>DD_VLPW</sub>	Very-low-power wait mode current at 3.0 V — all peripheral clocks disabled	—	0.678	—	mA	8
I <sub>DD_STOP</sub>	Stop mode current at 3.0 V	—	0.49 1.18 3.0	1.24 4.3 12.5	mA mA mA	
I <sub>DD_VLPS</sub>	Very-low-power stop mode current at 3.0 V	—	57 291 927.3	139.31 679.33 1869.85	µA µA µA	
I <sub>DD_LLS</sub>	Low leakage stop mode current at 3.0 V					9

Table continues on the next page...

**Table 6. Power consumption operating behaviors (continued)**

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
	<ul style="list-style-type: none"> <li>• @ -40 to 25°C</li> <li>• @ 70°C</li> <li>• @ 105°C</li> </ul>	—	5.8	10.48	µA	
I <sub>DD_VLLS3</sub>	Very low-leakage stop mode 3 current at 3.0 V					
	<ul style="list-style-type: none"> <li>• @ -40 to 25°C</li> <li>• @ 70°C</li> <li>• @ 105°C</li> </ul>	—	4.4	5.54	µA	
		—	21	36.46	µA	
		—	90.2	150.17	µA	
I <sub>DD_VLLS2</sub>	Very low-leakage stop mode 2 current at 3.0 V					
	<ul style="list-style-type: none"> <li>• @ -40 to 25°C</li> <li>• @ 70°C</li> <li>• @ 105°C</li> </ul>	—	2.1	2.34	µA	
		—	6.84	10.36	µA	
		—	29.4	46.74	µA	
I <sub>DD_VLLS1</sub>	Very low-leakage stop mode 1 current at 3.0 V					
	<ul style="list-style-type: none"> <li>• @ -40 to 25°C</li> <li>• @ 70°C</li> <li>• @ 105°C</li> </ul>	—	0.817	0.86	µA	
		—	3.97	5.77	µA	
		—	21.3	33.99	µA	
I <sub>DD_VLLS0</sub>	Very low-leakage stop mode 0 current at 3.0 V with POR detect circuit enabled					
	<ul style="list-style-type: none"> <li>• @ -40 to 25°C</li> <li>• @ 70°C</li> <li>• @ 105°C</li> </ul>	—	0.52	0.62	µA	
		—	3.67	5.7	µA	
		—	21.20	34.9	µA	
I <sub>DD_VLLS0</sub>	Very low-leakage stop mode 0 current at 3.0 V with POR detect circuit disabled					
	<ul style="list-style-type: none"> <li>• @ -40 to 25°C</li> <li>• @ 70°C</li> <li>• @ 105°C</li> </ul>	—	0.339	0.412	µA	
		—	3.36	4.2	µA	
		—	20.3	29.9	µA	
I <sub>DD_VBAT</sub>	Average current with RTC and 32 kHz disabled					
	<ul style="list-style-type: none"> <li>• @ 1.8 V           <ul style="list-style-type: none"> <li>• @ -40 to 25°C</li> <li>• @ 70°C</li> <li>• @ 105°C</li> </ul> </li> <li>• @ 3.0 V           <ul style="list-style-type: none"> <li>• @ -40 to 25°C</li> <li>• @ 70°C</li> <li>• @ 105°C</li> </ul> </li> </ul>	—	0.16	0.19	µA	
		—	0.55	0.72	µA	
		—	2.5	3.68	µA	
		—	0.18	0.21	µA	
		—	0.66	0.86	µA	
		—	2.92	4.30	µA	

Table continues on the next page...

**Table 10. Device clock specifications (continued)**

Symbol	Description	Min.	Max.	Unit	Notes
$f_{BUS}$	Bus clock	—	4	MHz	
$FB_{CLK}$	FlexBus clock	—	4	MHz	
$f_{FLASH}$	Flash clock	—	0.8	MHz	
$f_{ERCLK}$	External reference clock	—	16	MHz	
$f_{LPTMR\_pin}$	LPTMR clock	—	25	MHz	
$f_{LPTMR\_ERCLK}$	LPTMR external reference clock	—	16	MHz	
$f_{FlexCAN\_ERCLK}$	FlexCAN external reference clock	—	8	MHz	
$f_{I2S\_MCLK}$	I2S master clock	—	12.5	MHz	
$f_{I2S\_BCLK}$	I2S bit clock	—	4	MHz	

1. The frequency limitations in VLPR mode here override any frequency specification listed in the timing specification for any other module.

### 2.3.2 General switching specifications

These general purpose specifications apply to all signals configured for GPIO, UART, CAN, CMT, timers, and I<sup>2</sup>C signals.

**Table 11. General switching specifications**

Symbol	Description	Min.	Max.	Unit	Notes
	GPIO pin interrupt pulse width (digital glitch filter disabled) — Synchronous path	1.5	—	Bus clock cycles	<a href="#">1, 2</a>
	GPIO pin interrupt pulse width (digital glitch filter disabled, analog filter enabled) — Asynchronous path	100	—	ns	<a href="#">3</a>
	GPIO pin interrupt pulse width (digital glitch filter disabled, analog filter disabled) — Asynchronous path	50	—	ns	<a href="#">3</a>
	External reset pulse width (digital glitch filter disabled)	100	—	ns	<a href="#">3</a>
	Mode select (EZP_CS) hold time after reset deassertion	2	—	Bus clock cycles	
	Port rise and fall time (high drive strength) - 3 V				<a href="#">4</a>
	• Slew disabled				
	• $1.71 \leq V_{DD} \leq 2.7V$	—	8	ns	
	• $2.7 \leq V_{DD} \leq 3.6V$	—	6	ns	
	• Slew enabled				
	• $1.71 \leq V_{DD} \leq 2.7V$	—	18	ns	
	• $2.7 \leq V_{DD} \leq 3.6V$	—	12	ns	
	Port rise and fall time (high drive strength) - 5 V				<a href="#">4</a>
	• Slew disabled				

*Table continues on the next page...*

## General


1. Maximum  $T_A$  can be exceeded only if the user ensures that  $T_J$  does not exceed maximum  $T_{J\text{max}}$ . The simplest method to determine  $T_J$  is:

$$T_J = T_A + R_{\theta JA} \times \text{chip power dissipation}$$

## 2.4.2 Thermal attributes

**Table 13. Thermal attributes**

Board type	Symbol	Description	144 LQFP	121 XFBGA	100 LQFP	Unit	Notes
Single-layer (1s)	$R_{\theta JA}$	Thermal resistance, junction to ambient (natural convection)	51	33.3	51	°C/W	<a href="#">1</a>
Four-layer (2s2p)	$R_{\theta JA}$	Thermal resistance, junction to ambient (natural convection)	43	21.1	39	°C/W	<a href="#">1</a>
Single-layer (1s)	$R_{\theta JMA}$	Thermal resistance, junction to ambient (200 ft./min. air speed)	42	26.2	41	°C/W	<a href="#">1</a>
Four-layer (2s2p)	$R_{\theta JMA}$	Thermal resistance, junction to ambient (200 ft./min. air speed)	36	17.8	32	°C/W	<a href="#">1</a>
—	$R_{\theta JB}$	Thermal resistance, junction to board	30	16.3	24	°C/W	<a href="#">2</a>
—	$R_{\theta JC}$	Thermal resistance, junction to case	11	12	11	°C/W	<a href="#">3</a>
—	$\Psi_{JT}$	Thermal characterization parameter, junction to package top outside center (natural convection)	2	0.2	2	°C/W	<a href="#">4</a>

**Figure 6. Trace data specifications**

### 3.1.2 JTAG electricals

**Table 15. JTAG limited voltage range electricals**

Symbol	Description	Min.	Max.	Unit
	Operating voltage	2.7	3.6	V
J1	TCLK frequency of operation <ul style="list-style-type: none"> <li>• Boundary Scan</li> <li>• JTAG and CJTAG</li> <li>• Serial Wire Debug</li> </ul>	0	10	MHz
J2	TCLK cycle period	1/J1	—	ns
J3	TCLK clock pulse width <ul style="list-style-type: none"> <li>• Boundary Scan</li> <li>• JTAG and CJTAG</li> <li>• Serial Wire Debug</li> </ul>	50	—	ns
J3		20	—	ns
J3		10	—	ns
J4	TCLK rise and fall times	—	3	ns
J5	Boundary scan input data setup time to TCLK rise	20	—	ns
J6	Boundary scan input data hold time after TCLK rise	2.6	—	ns
J7	TCLK low to boundary scan output data valid	—	25	ns
J8	TCLK low to boundary scan output high-Z	—	25	ns
J9	TMS, TDI input data setup time to TCLK rise	8	—	ns
J10	TMS, TDI input data hold time after TCLK rise	1	—	ns
J11	TCLK low to TDO data valid	—	17	ns
J12	TCLK low to TDO high-Z	—	17	ns
J13	TRST assert time	100	—	ns
J14	TRST setup time (negation) to TCLK high	8	—	ns

**Table 16. JTAG full voltage range electricals**

Symbol	Description	Min.	Max.	Unit
	Operating voltage	1.71	3.6	V

*Table continues on the next page...*

**Table 18. IRC48M specifications (continued)**

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
$\Delta f_{irc48m\_ol\_hv}$	Open loop total deviation of IRC48M frequency at high voltage ( $VDD=1.89V\text{-}3.6V$ ) over 0 to 85 °C • Regulator enable ( $USB\_CLK\_RECOVER\_IRC\_EN[REG\_EN]=1$ )	—	± 0.5	± 1.0	% $f_{irc48m}$	<a href="#">1</a>
$\Delta f_{irc48m\_cl}$	Closed loop total deviation of IRC48M frequency over voltage and temperature	—	—	± 0.1	% $f_{host}$	<a href="#">2</a>
$J_{cyc\_irc48m}$	Period Jitter (RMS)	—	35	150	ps	
$t_{irc48mst}$	Startup time	—	2	3	μs	<a href="#">3</a>

1. The maximum value represents characterized results equivalent to the mean plus or minus three times the standard deviation (mean ± 3 sigma)
2. Closed loop operation of the IRC48M is only feasible for USB device operation; it is not usable for USB host operation. It is enabled by configuring for USB Device, selecting IRC48M as USB clock source, and enabling the clock recover function ( $USB\_CLK\_RECOVER\_IRC\_CTRL[CLOCK\_RECOVER\_EN]=1$ ,  $USB\_CLK\_RECOVER\_IRC\_EN[IRC\_EN]=1$ ).
3. IRC48M startup time is defined as the time between clock enablement and clock availability for system use. Enable the clock by setting  $USB\_CLK\_RECOVER\_IRC\_EN[IRC\_EN]=1$ .

### 3.3.3 Oscillator electrical specifications

#### 3.3.3.1 Oscillator DC electrical specifications

**Table 19. Oscillator DC electrical specifications**

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
$V_{DD}$	Supply voltage	1.71	—	3.6	V	
$I_{DDOSC}$	Supply current — low-power mode ( $HGO=0$ ) • 32 kHz • 4 MHz • 8 MHz (RANGE=01) • 16 MHz • 24 MHz • 32 MHz	—	500	—	nA	<a href="#">1</a>
$I_{DDOSC}$	Supply current — high-gain mode ( $HGO=1$ ) • 32 kHz • 4 MHz • 8 MHz (RANGE=01) • 16 MHz • 24 MHz • 32 MHz	—	25	—	μA	<a href="#">1</a>
		—	400	—	μA	
		—	500	—	μA	
		—	2.5	—	mA	
		—	3	—	mA	
		—	4	—	mA	

Table continues on the next page...

**Table 21. 32kHz oscillator DC electrical specifications (continued)**

Symbol	Description	Min.	Typ.	Max.	Unit
$C_{\text{para}}$	Parasitical capacitance of EXTAL32 and XTAL32	—	5	7	pF
$V_{\text{pp}}^1$	Peak-to-peak amplitude of oscillation	—	0.6	—	V

- When a crystal is being used with the 32 kHz oscillator, the EXTAL32 and XTAL32 pins should only be connected to required oscillator components and must not be connected to any other devices.

### 3.3.4.2 32 kHz oscillator frequency specifications

**Table 22. 32 kHz oscillator frequency specifications**

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
$f_{\text{osc\_lo}}$	Oscillator crystal	—	32.768	—	kHz	
$t_{\text{start}}$	Crystal start-up time	—	1000	—	ms	<a href="#">1</a>
$f_{\text{ec\_extal32}}$	Externally provided input clock frequency	—	32.768	—	kHz	<a href="#">2</a>
$V_{\text{ec\_extal32}}$	Externally provided input clock amplitude	700	—	$V_{\text{BAT}}$	mV	<a href="#">2, 3</a>

- Proper PC board layout procedures must be followed to achieve specifications.
- This specification is for an externally supplied clock driven to EXTAL32 and does not apply to any other clock input. The oscillator remains enabled and XTAL32 must be left unconnected.
- The parameter specified is a peak-to-peak value and  $V_{\text{IH}}$  and  $V_{\text{IL}}$  specifications do not apply. The voltage of the applied clock must be within the range of  $V_{\text{SS}}$  to  $V_{\text{BAT}}$ .

## 3.4 Memories and memory interfaces

### 3.4.1 Flash (FTFE) electrical specifications

This section describes the electrical characteristics of the FTFE module.

#### 3.4.1.1 Flash timing specifications — program and erase

The following specifications represent the amount of time the internal charge pumps are active and do not include command overhead.

**Table 23. NVM program/erase timing specifications**

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
$t_{\text{hvpgm8}}$	Program Phrase high-voltage time	—	7.5	18	μs	
$t_{\text{hversscr}}$	Erase Flash Sector high-voltage time	—	13	113	ms	<a href="#">1</a>
$t_{\text{hversblk512k}}$	Erase Flash Block high-voltage time for 512 KB	—	416	3616	ms	<a href="#">1</a>

### 3.6.1 ADC electrical specifications

The 16-bit accuracy specifications listed in [Table 30](#) and [Table 31](#) are achievable on the differential pins ADCx\_DP0, ADCx\_DM0.


All other ADC channels meet the 13-bit differential/12-bit single-ended accuracy specifications.

#### 3.6.1.1 16-bit ADC operating conditions

**Table 30. 16-bit ADC operating conditions**

Symbol	Description	Conditions	Min.	Typ. <sup>1</sup>	Max.	Unit	Notes
$V_{DDA}$	Supply voltage	Absolute	1.71	—	3.6	V	
$\Delta V_{DDA}$	Supply voltage	Delta to $V_{DD}$ ( $V_{DD} - V_{DDA}$ )	-100	0	+100	mV	<a href="#">2</a>
$\Delta V_{SSA}$	Ground voltage	Delta to $V_{SS}$ ( $V_{SS} - V_{SSA}$ )	-100	0	+100	mV	<a href="#">2</a>
$V_{REFH}$	ADC reference voltage high		1.13	$V_{DDA}$	$V_{DDA}$	V	
$V_{REFL}$	ADC reference voltage low		$V_{SSA}$	$V_{SSA}$	$V_{SSA}$	V	
$V_{ADIN}$	Input voltage		$V_{REFL}$	—	$V_{REFH}$	V	
$C_{ADIN}$	Input capacitance	• 16-bit mode	—	8	10	pF	
		• 8-bit / 10-bit / 12-bit modes	—	4	5		
$R_{ADIN}$	Input series resistance		—	2	5	kΩ	
$R_{AS}$	Analog source resistance (external)	13-bit / 12-bit modes $f_{ADCK} < 4$ MHz	—	—	5	kΩ	<a href="#">3</a>
$f_{ADCK}$	ADC conversion clock frequency	≤ 13-bit mode	1.0	—	18.0	MHz	<a href="#">4</a>
$f_{ADCK}$	ADC conversion clock frequency	16-bit mode	2.0	—	12.0	MHz	<a href="#">4</a>
$C_{rate}$	ADC conversion rate	≤ 13-bit modes	20.000	—	818.330	ksps	<a href="#">5</a>
		No ADC hardware averaging Continuous conversions enabled, subsequent conversion time					
$C_{rate}$	ADC conversion rate	16-bit mode No ADC hardware averaging Continuous conversions enabled, subsequent conversion time	37.037	—	461.467	ksps	<a href="#">5</a>

1. Typical values assume  $V_{DDA} = 3.0$  V, Temp = 25 °C,  $f_{ADCK} = 1.0$  MHz, unless otherwise stated. Typical values are for reference only, and are not tested in production.
2. DC potential difference.
3. This resistance is external to MCU. To achieve the best results, the analog source resistance must be kept as low as possible. The results in this data sheet were derived from a system that had < 8 Ω analog source resistance. The  $R_{AS}/C_{AS}$  time constant should be kept to < 1 ns.
4. To use the maximum ADC conversion clock frequency, CFG2[ADHSC] must be set and CFG1[ADLPC] must be clear.
5. For guidelines and examples of conversion rate calculation, download the [ADC calculator tool](#).



**Figure 14. ADC input impedance equivalency diagram**

### 3.6.1.2 16-bit ADC electrical characteristics

**Table 31. 16-bit ADC characteristics ( $V_{REFH} = V_{DDA}$ ,  $V_{REFL} = V_{SSA}$ )**


Symbol	Description	Conditions <sup>1</sup>	Min.	Typ. <sup>2</sup>	Max.	Unit	Notes
$I_{DDA\_ADC}$	Supply current		0.215	—	1.7	mA	<a href="#">3</a>
$f_{ADACK}$	ADC asynchronous clock source	<ul style="list-style-type: none"> <li>• ADLPC = 1, ADHSC = 0</li> <li>• ADLPC = 1, ADHSC = 1</li> <li>• ADLPC = 0, ADHSC = 0</li> <li>• ADLPC = 0, ADHSC = 1</li> </ul>	1.2	2.4	3.9	MHz	$t_{ADACK} = 1/f_{ADACK}$
	Sample Time	See Reference Manual chapter for sample times					

*Table continues on the next page...*

**Table 31. 16-bit ADC characteristics ( $V_{REFH} = V_{DDA}$ ,  $V_{REFL} = V_{SSA}$ ) (continued)**

Symbol	Description	Conditions <sup>1</sup>	Min.	Typ. <sup>2</sup>	Max.	Unit	Notes
TUE	Total unadjusted error	<ul style="list-style-type: none"> <li>• 12-bit modes</li> <li>• &lt;12-bit modes</li> </ul>	—	±4	±6.8	LSB <sup>4</sup>	<sup>5</sup>
DNL	Differential non-linearity	<ul style="list-style-type: none"> <li>• 12-bit modes</li> <li>• &lt;12-bit modes</li> </ul>	—	±0.7	−1.1 to +1.9	LSB <sup>4</sup>	<sup>5</sup>
INL	Integral non-linearity	<ul style="list-style-type: none"> <li>• 12-bit modes</li> <li>• &lt;12-bit modes</li> </ul>	—	±1.0	−2.7 to +1.9	LSB <sup>4</sup>	<sup>5</sup>
$E_{FS}$	Full-scale error	<ul style="list-style-type: none"> <li>• 12-bit modes</li> <li>• &lt;12-bit modes</li> </ul>	—	−4	−5.4	LSB <sup>4</sup>	$V_{ADIN} = V_{DDA}$ <sup>5</sup>
$E_Q$	Quantization error	<ul style="list-style-type: none"> <li>• 16-bit modes</li> <li>• ≤13-bit modes</li> </ul>	—	−1 to 0	—	LSB <sup>4</sup>	
ENOB	Effective number of bits	16-bit differential mode	12.8	14.5	—	bits	<sup>6</sup>
		<ul style="list-style-type: none"> <li>• Avg = 32</li> <li>• Avg = 4</li> </ul>	11.9	13.8	—	bits	
		16-bit single-ended mode	12.2	13.9	—	bits	
		<ul style="list-style-type: none"> <li>• Avg = 32</li> <li>• Avg = 4</li> </ul>	11.4	13.1	—	bits	
SINAD	Signal-to-noise plus distortion	See ENOB	6.02 × ENOB + 1.76			dB	
THD	Total harmonic distortion	16-bit differential mode	—	-94	—	dB	<sup>7</sup>
		<ul style="list-style-type: none"> <li>• Avg = 32</li> </ul>	—	-85	—	dB	
SFDR	Spurious free dynamic range	16-bit differential mode	82	95	—	dB	<sup>7</sup>
		<ul style="list-style-type: none"> <li>• Avg = 32</li> </ul>	78	90	—	dB	
$E_{IL}$	Input leakage error		$I_{In} \times R_{AS}$			mV	$I_{In}$ = leakage current (refer to the MCU's voltage and

Table continues on the next page...

**Figure 18. Typical hysteresis vs. Vin level (VDD = 3.3 V, PMODE = 1)**

### 3.6.3 12-bit DAC electrical characteristics

#### 3.6.3.1 12-bit DAC operating requirements


**Table 33. 12-bit DAC operating requirements**

Symbol	Description	Min.	Max.	Unit	Notes
$V_{DDA}$	Supply voltage	1.71	3.6	V	
$V_{DACP}$	Reference voltage	1.13	3.6	V	1
$C_L$	Output load capacitance	—	100	pF	2
$I_L$	Output load current	—	1	mA	

1. The DAC reference can be selected to be  $V_{DDA}$  or  $V_{REFH}$ .
2. A small load capacitance (47 pF) can improve the bandwidth performance of the DAC.

## Peripheral operating requirements and behaviors

6.  $V_{DDA} = 3.0$  V, reference select set for  $V_{DDA}$  ( $DACx\_CO:DACRFS = 1$ ), high power mode ( $DACx\_C0:LPEN = 0$ ), DAC set to 0x800, temperature range is across the full range of the device



**Figure 19. Typical INL error vs. digital code**

**Table 40. USB VREG electrical specifications  
(continued)**

Symbol	Description	Min.	Typ. <sup>1</sup>	Max.	Unit	Notes
I <sub>DDon</sub>	Quiescent current — Run mode, load current equal zero, input supply (VREGIN) > 3.6 V	—	125	186	µA	
I <sub>DDstby</sub>	Quiescent current — Standby mode, load current equal zero	—	1.1	10	µA	
I <sub>DDoff</sub>	Quiescent current — Shutdown mode <ul style="list-style-type: none"> <li>• VREGIN = 5.0 V and temperature=25 °C</li> <li>• Across operating voltage and temperature</li> </ul>	— —	650 —	— 4	nA µA	
I <sub>LOADrun</sub>	Maximum load current — Run mode	—	—	120	mA	
I <sub>LOADstby</sub>	Maximum load current — Standby mode	—	—	1	mA	
V <sub>Reg33out</sub>	Regulator output voltage — Input supply (VREGIN) > 3.6 V <ul style="list-style-type: none"> <li>• Run mode</li> <li>• Standby mode</li> </ul>	3 2.1	3.3 2.8	3.6 3.6	V V	
V <sub>Reg33out</sub>	Regulator output voltage — Input supply (VREGIN) < 3.6 V, pass-through mode	2.1	—	3.6	V	<sup>2</sup>
C <sub>OUT</sub>	External output capacitor	1.76	2.2	8.16	µF	
ESR	External output capacitor equivalent series resistance	1	—	100	mΩ	
I <sub>LIM</sub>	Short circuit current	—	290	—	mA	

1. Typical values assume VREGIN = 5.0 V, Temp = 25 °C unless otherwise stated.
2. Operating in pass-through mode: regulator output voltage equal to the input voltage minus a drop proportional to I<sub>Load</sub>.


### 3.8.4 CAN switching specifications

See [General switching specifications](#).

**Table 43. Master mode DSPI timing (full voltage range) (continued)**

Num	Description	Min.	Max.	Unit	Notes
DS1	DSPI_SCK output cycle time	$4 \times t_{BUS}$	—	ns	
DS2	DSPI_SCK output high/low time	$(t_{SCK}/2) - 4$	$(t_{SCK}/2) + 4$	ns	
DS3	DSPI_PCSn valid to DSPI_SCK delay	$(t_{BUS} \times 2) - 4$	—	ns	2
DS4	DSPI_SCK to DSPI_PCSn invalid delay	$(t_{BUS} \times 2) - 4$	—	ns	3
DS5	DSPI_SCK to DSPI_SOUT valid	—	10	ns	
DS6	DSPI_SCK to DSPI_SOUT invalid	-4.5	—	ns	
DS7	DSPI_SIN to DSPI_SCK input setup	21	—	ns	
DS8	DSPI_SCK to DSPI_SIN input hold	0	—	ns	

1. The DSPI module can operate across the entire operating voltage for the processor, but to run across the full voltage range the maximum frequency of operation is reduced.
2. The delay is programmable in SPIx\_CTARn[PSSCK] and SPIx\_CTARn[CSSCK].
3. The delay is programmable in SPIx\_CTARn[PASC] and SPIx\_CTARn[ASC].

**Figure 23. DSPI classic SPI timing — master mode****Table 44. Slave mode DSPI timing (full voltage range)**

Num	Description	Min.	Max.	Unit
	Operating voltage	1.71	3.6	V
	Frequency of operation	—	7.5	MHz
DS9	DSPI_SCK input cycle time	$8 \times t_{BUS}$	—	ns
DS10	DSPI_SCK input high/low time	$(t_{SCK}/2) - 4$	$(t_{SCK}/2) + 4$	ns
DS11	DSPI_SCK to DSPI_SOUT valid	—	23.5	ns
DS12	DSPI_SCK to DSPI_SOUT invalid	0	—	ns
DS13	DSPI_SIN to DSPI_SCK input setup	4	—	ns
DS14	DSPI_SCK to DSPI_SIN input hold	7	—	ns
DS15	DSPI_SS active to DSPI_SOUT driven	—	21	ns
DS16	DSPI_SS inactive to DSPI_SOUT not driven	—	19	ns

## Pinout

144 QFP	100 LQFP	Pin Name	Default	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7	ALT8	ALT9
6	—	VSS	VSS										
7	5	DISABLED		PTE4/ LLWU_P2	SPI1_PCS0	UART3_TX	SDHC0_D3	TRACE_D0				LLWU_P2	
8	6	DISABLED		PTE5	SPI1_PCS2	UART3_RX	SDHC0_D2		FTM3_CH0				
9	7	DISABLED		PTE6/ x_LLWU_ P16	SPI1_PCS3	UART3_ CTS_b	I2S0_MCLK		FTM3_CH1	USB_SOF_ OUT		x_LLWU_ P16	
10	—	DISABLED		PTE7		UART3_ RTS_b	I2S0_RXD0		FTM3_CH2				
11	—	DISABLED		PTE8	I2S0_RXD1	UART5_TX	I2S0_RX_ FS		FTM3_CH3				
12	—	DISABLED		PTE9/ x_LLWU_ P17	I2S0_TXD1	UART5_RX	I2S0_RX_ BCLK		FTM3_CH4			x_LLWU_ P17	
13	—	DISABLED		PTE10/ x_LLWU_ P18		UART5_ CTS_b	I2S0_RXD0		FTM3_CH5			x_LLWU_ P18	
14	—	DISABLED		PTE11		UART5_ RTS_b	I2S0_TX_ FS		FTM3_CH6				
15	—	DISABLED		PTE12			I2S0_TX_ BCLK		FTM3_CH7				
16	8	VDD	VDD										
17	9	VSS	VSS										
18	—	VSS	VSS										
19	10	USB0_DP	USB0_DP										
20	11	USB0_DM	USB0_DM										
21	12	VOUT33	VOUT33										
22	13	VREGIN	VREGIN										
23	14	ADC0_DP1	ADC0_DP1										
24	15	ADC0_DM1	ADC0_DM1										
25	16	ADC1_DP1	ADC1_DP1										
26	17	ADC1_DM1	ADC1_DM1										
27	18	ADC0_ DP0/ ADC1_DP3	ADC0_ DP0/ ADC1_DP3										
28	19	ADC0_ DM0/ ADC1_DM3	ADC0_ DM0/ ADC1_DM3										
29	20	ADC1_ DP0/ ADC0_DP3	ADC1_ DP0/ ADC0_DP3										
30	21	ADC1_ DM0/ ADC0_DM3	ADC1_ DM0/ ADC0_DM3										
31	22	VDDA	VDDA										

144 QFP	100 LQFP	Pin Name	Default	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7	ALT8	ALT9
32	23	VREFH	VREFH										
33	24	VREFL	VREFL										
34	25	VSSA	VSSA										
35	—	ADC1_SE16/ CMP2_IN2/ ADC0_SE22	ADC1_SE16/ CMP2_IN2/ ADC0_SE22										
36	—	ADC0_SE16/ CMP1_IN2/ ADC0_SE21	ADC0_SE16/ CMP1_IN2/ ADC0_SE21										
37	26	VREF_OUT/ CMP1_IN5/ CMP0_IN5/ ADC1_SE18	VREF_OUT/ CMP1_IN5/ CMP0_IN5/ ADC1_SE18										
38	27	DAC0_OUT/ CMP1_IN3/ ADC0_SE23	DAC0_OUT/ CMP1_IN3/ ADC0_SE23										
39	—	DAC1_OUT/ CMP0_IN4/ CMP2_IN3/ ADC1_SE23	DAC1_OUT/ CMP0_IN4/ CMP2_IN3/ ADC1_SE23										
40	28	XTAL32	XTAL32										
41	29	EXTAL32	EXTAL32										
42	30	VBAT	VBAT										
43	—	VDD	VDD										
44	—	VSS	VSS										
45	31	ADC0_SE17	ADC0_SE17	PTE24		UART4_TX		I2C0_SCL	EWM_OUT_b				
46	32	ADC0_SE18	ADC0_SE18	PTE25/x_LLWU_P21		UART4_RX		I2C0_SDA	EWM_IN		x_LLWU_P21		
47	33	DISABLED		PTE26	ENET_1588_CLKIN	UART4_CTS_b			RTC_CLKOUT	USB_CLKIN			
48	—	DISABLED		PTE27		UART4_RTS_b							
49	—	DISABLED		PTE28									

144 QFP	100 LQFP	Pin Name	Default	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7	ALT8	ALT9
68	46	DISABLED		PTA16	SPI0_SOUT	UART0_CTS_b/ UART0_COL_b	RMII0_TXD0/ MII0_TXD0		I2S0_RX_FS	I2S0_RXD1			
69	47	ADC1_SE17	ADC1_SE17	PTA17	SPI0_SIN	UART0_RTS_b	RMII0_TXD1/ MII0_RXD1		I2S0_MCLK				
70	48	VDD	VDD										
71	49	VSS	VSS										
72	50	EXTAL0	EXTAL0	PTA18		FTM0_FLT2	FTM_CLKIN0					EXTAL0	
73	51	XTAL0	XTAL0	PTA19		FTM1_FLT0	FTM_CLKIN1		LPTMR0_ALT1			LPTMR0_ALT1	
74	52	RESET_b	RESET_b									RESET_b	
75	—	DISABLED		PTA24			MII0_RXD2		FB_A29				
76	—	DISABLED		PTA25			MII0_TXCLK		FB_A28				
77	—	DISABLED		PTA26			MII0_RXD3		FB_A27				
78	—	DISABLED		PTA27			MII0_CRS		FB_A26				
79	—	DISABLED		PTA28			MII0_TXER		FB_A25				
80	—	DISABLED		PTA29			MII0_COL		FB_A24				
81	53	ADC0_SE8/ ADC1_SE8	ADC0_SE8/ ADC1_SE8	PTB0/ LLWU_P5	I2C0_SCL	FTM1_CH0	RMII0_MDIO/ MII0_MDIO		FTM1_QD_PHA			LLWU_P5	
82	54	ADC0_SE9/ ADC1_SE9	ADC0_SE9/ ADC1_SE9	PTB1	I2C0_SDA	FTM1_CH1	RMII0_MDC/ MII0_MDC		FTM1_QD_PHB				
83	55	ADC0_SE12	ADC0_SE12	PTB2	I2C0_SCL	UART0_RTS_b	ENET0_1588_TMR0		FTM0_FLT3				
84	56	ADC0_SE13	ADC0_SE13	PTB3	I2C0_SDA	UART0_CTS_b/ UART0_COL_b	ENET0_1588_TMR1		FTM0_FLT0				
85	—	ADC1_SE10	ADC1_SE10	PTB4			ENET0_1588_TMR2		FTM1_FLT0				
86	—	ADC1_SE11	ADC1_SE11	PTB5			ENET0_1588_TMR3		FTM2_FLT0				
87	—	ADC1_SE12	ADC1_SE12	PTB6				FB_AD23					
88	—	ADC1_SE13	ADC1_SE13	PTB7				FB_AD22					
89	—	DISABLED		PTB8		UART3_RTS_b		FB_AD21					

## 9 Revision History

The following table provides a revision history for this document.

**Table 55. Revision History**

Rev. No.	Date	Substantial Changes
2	01/2014	Initial public release.
3	04/2014	<ul style="list-style-type: none"> <li>• Format changes</li> </ul>
4	09/2014	<ul style="list-style-type: none"> <li>• Updated Table 6 "Power consumption operating behavior."</li> <li>• Updated Table 17 "IRC48M specifications"</li> <li>• Updated Table 35 "VREF full-range operating behavior"</li> </ul>
5	12/2014	<ul style="list-style-type: none"> <li>• Updated Table 6 "Power consumption operating behavior."</li> <li>• Added a note to the section "Power consumption operating behaviors."</li> </ul>
6	08/2015	<ul style="list-style-type: none"> <li>• Added a footnote to the maximum SCL clock frequency value in the table "I<sup>2</sup>C timing"</li> <li>• Changed the title of the table "I<sup>2</sup>C 1 MHZ timing" to "I<sup>2</sup>C 1 Mbps timing"</li> <li>• Added a footnote and updated the table "IRC48M specifications" for open loop total deviation of IRC48M frequency at high voltage and low voltage.</li> <li>• Added a footnote on the ambient temperature entry to the section "Thermal operating requirements."</li> <li>• Added a note to the section "Power consumption operating behaviors" and updated values in the table "Power consumption operating behaviors."</li> <li>• Added a note to the maximum frequency value in the table "Slave mode DSPI timing (limited voltage range)."</li> <li>• Redeveloped the section "Terminology and guidelines."</li> </ul>
7	10/2016	<ul style="list-style-type: none"> <li>• Updated the values of I<sub>DD_STOP</sub> and I<sub>DD_VLLS0</sub> in the table "Power consumption operating behaviors"</li> </ul>