# Intel - 5CSEBA5U23I7N Datasheet





Welcome to E-XFL.COM

#### Embedded - System On Chip (SoC): The Heart of Modern Embedded Systems

**Embedded - System On Chip (SoC)** refers to an integrated circuit that consolidates all the essential components of a computer system into a single chip. This includes a microprocessor, memory, and other peripherals, all packed into one compact and efficient package. SoCs are designed to provide a complete computing solution, optimizing both space and power consumption, making them ideal for a wide range of embedded applications.

#### What are Embedded - System On Chip (SoC)?

**System On Chip (SoC)** integrates multiple functions of a computer or electronic system onto a single chip. Unlike traditional multi-chip solutions. SoCs combine a central

#### Details

Product Status	Active
Architecture	MCU, FPGA
Core Processor	Dual ARM® Cortex®-A9 MPCore <sup>™</sup> with CoreSight <sup>™</sup>
Flash Size	-
RAM Size	64KB
Peripherals	DMA, POR, WDT
Connectivity	CANbus, EBI/EMI, Ethernet, I <sup>2</sup> C, MMC/SD/SDIO, SPI, UART/USART, USB OTG
Speed	800MHz
Primary Attributes	FPGA - 85K Logic Elements
Operating Temperature	-40°C ~ 100°C (TJ)
Package / Case	672-FBGA
Supplier Device Package	672-UBGA (23x23)
Purchase URL	https://www.e-xfl.com/product-detail/intel/5cseba5u23i7n

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



This datasheet describes the electrical characteristics, switching characteristics, configuration specifications, and I/O timing for Cyclone<sup>®</sup> V devices.

Cyclone V devices are offered in commercial and industrial grades. Commercial devices are offered in -C6 (fastest), -C7, and -C8 speed grades. Industrial grade devices are offered in the -I7 speed grade. Automotive devices are offered in the -A7 speed grade.

Cyclone V SoC devices are also offered in a low-power variant, as indicated by the L power option in the device part number. These devices have 30% static power reduction for devices with 25K LE and 40K LE, and 20% static power reduction for devices with 85K LE and 110K LE. Note that the L power option devices are only available in –I7 speed grade, and have the equivalent operating conditions and timing specifications as the standard –I7 speed grade devices.

Density	Ordering Part Number (OPN)	Static Power Reduction						
25K LE	5CSEBA2U19I7LN	30%						
	5CSEBA2U23I7LN							
	5CSXFC2C6U23I7LN							
40K LE	5CSEBA4U19I7LN							
	5CSEBA4U23I7LN							
	5CSXFC4C6U23I7LN							
85K LE	5CSEBA5U19I7LN	20%						
	5CSEBA5U23I7LN							
	5CSXC5C6U23I7LN							
	continued							

#### Table 1.Low Power Variants

Intel Corporation. All rights reserved. Intel, the Intel logo, Altera, Arria, Cyclone, Enpirion, MAX, Nios, Quartus and Stratix words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries. Intel warrants performance of its FPGA and semiconductor products to current specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

\*Other names and brands may be claimed as the property of others.



Symbol	Description	Condition (V)	Overshoot Duration as % of High Time	Unit
		4.5	0.6	%
		4.55	0.4	%
		4.6	0.2	%

For an overshoot of 3.8 V, the percentage of high time for the overshoot can be as high as 100% over a 10-year period. Percentage of high time is calculated as ([delta T]/T) × 100. This 10-year period assumes that the device is always turned on with 100% I/O toggle rate and 50% duty cycle signal.

#### Figure 1. **Cyclone V Devices Overshoot Duration**



# **Recommended Operating Conditions**

This section lists the functional operation limits for the AC and DC parameters for Cyclone V devices.



#### **Transceiver Power Supply Operating Conditions**

#### Table 5. Transceiver Power Supply Operating Conditions for Cyclone V GX, GT, SX, and ST Devices

Symbol	Description	Minimum <sup>(8)</sup>	Typical	Maximum <sup>(8)</sup>	Unit
V <sub>CCH_GXBL</sub>	Transceiver high voltage power (left side)	2.375	2.5	2.625	V
V <sub>CCE_GXBL</sub> <sup>(9)(10)</sup>	Transmitter and receiver power (left side)	1.07/1.17	1.1/1.2	1.13/1.23	V
V <sub>CCL_GXBL</sub> <sup>(9)(10)</sup>	Clock network power (left side)	1.07/1.17	1.1/1.2	1.13/1.23	V

#### **Related Information**

• PCIe Supported Configurations and Placement Guidelines

Provides more information about the maximum full duplex channels recommended in Cyclone V GT and ST devices which require full compliance to the PCIe Gen2 transmit jitter specification.

6.144-Gbps Support Capability in Cyclone V GT Devices
 Provides more information about the maximum full duplex channels recommended in Cyclone V GT and ST devices for
 CPRI 6.144 Gbps.

<sup>&</sup>lt;sup>(8)</sup> The power supply value describes the budget for the DC (static) power supply tolerance and does not include the dynamic tolerance requirements. Refer to the PDN tool for the additional budget for the dynamic tolerance requirements.

<sup>(9)</sup> Intel recommends increasing the V<sub>CCE\_GXBL</sub> and V<sub>CCL\_GXBL</sub> typical value from 1.1 V to 1.2 V for Cyclone V GT and ST FPGA systems which require full compliance to the PCIe Gen2 transmit jitter specification. For more information about the maximum full duplex channels recommended in Cyclone V GT and ST devices under this condition, refer to the *Transceiver Protocol Configurations in Cyclone V Devices* chapter.

<sup>(10)</sup> Intel recommends increasing the V<sub>CCE\_GXBL</sub> and V<sub>CCL\_GXBL</sub> typical value from 1.1 V to 1.2 V for full compliance to CPRI transmit jitter specification at 4.9152 Gbps (Cyclone V GT and ST devices) and 6.144Gbps (Cyclone V GT and ST devices only). For more information about the maximum full duplex channels recommended in Cyclone V GT and ST devices for CPRI 6.144 Gbps, refer to the *Transceiver Protocol Configurations in Cyclone V Devices* chapter.



## Table 9. OCT Calibration Accuracy Specifications for Cyclone V Devices

Calibration accuracy for the calibrated on-chip series termination ( $R_S$  OCT) and on-chip parallel termination ( $R_T$  OCT) are applicable at the moment of calibration. When process, voltage, and temperature (PVT) conditions change after calibration, the tolerance may change.

Symbol	Description	Condition (V)	Calibration Accuracy			Unit
			-C6	-I7, -C7	-C8, -A7	
25-Ω R <sub>S</sub>	Internal series termination with calibration (25- $\Omega$ setting)	V <sub>CCIO</sub> = 3.0, 2.5, 1.8, 1.5, 1.2	±15	±15	±15	%
50-Ω R <sub>S</sub>	Internal series termination with calibration (50- $\Omega$ setting)	V <sub>CCIO</sub> = 3.0, 2.5, 1.8, 1.5, 1.2	±15	±15	±15	%
34- $\Omega$ and 40- $\Omega$ R <sub>S</sub>	Internal series termination with calibration (34- $\Omega$ and 40- $\Omega$ setting)	V <sub>CCIO</sub> = 1.5, 1.35, 1.25, 1.2	±15	±15	±15	%
48-Ω, 60-Ω, and 80-Ω $\rm R_S$	Internal series termination with calibration (48- $\Omega$ , 60- $\Omega$ , and 80- $\Omega$ setting)	V <sub>CCI0</sub> = 1.2	±15	±15	±15	%
50-Ω R <sub>T</sub>	Internal parallel termination with calibration (50- $\Omega$ setting)	V <sub>CCIO</sub> = 2.5, 1.8, 1.5, 1.2	-10 to +40	-10 to +40	-10 to +40	%
20- $\Omega$ , 30- $\Omega$ , 40- $\Omega$ ,60- $\Omega$ , and 120- $\Omega$ R <sub>T</sub>	Internal parallel termination with calibration (20- $\Omega$ , 30- $\Omega$ , 40- $\Omega$ , 60- $\Omega$ , and 120- $\Omega$ setting)	V <sub>CCI0</sub> = 1.5, 1.35, 1.25	-10 to +40	-10 to +40	-10 to +40	%
$60\text{-}\Omega$ and $120\text{-}\Omega$ $R_{T}$	Internal parallel termination with calibration ( $60-\Omega$ and $120-\Omega$ setting)	V <sub>CCIO</sub> = 1.2	-10 to +40	-10 to +40	-10 to +40	%
$25-\Omega R_{S\_left\_shift}$	Internal left shift series termination with calibration (25- $\Omega$ $R_{S\_left\_shift}$ setting)	V <sub>CCIO</sub> = 3.0, 2.5, 1.8, 1.5, 1.2	±15	±15	±15	%



# **Transceiver Performance Specifications**

# Transceiver Specifications for Cyclone V GX, GT, SX, and ST Devices

### Table 21. Reference Clock Specifications for Cyclone V GX, GT, SX, and ST Devices

Symbol/Description	Condition	Transceiv	er Speed G	rade 5 <sup>(30)</sup>	Transce	iver Speed	Grade 6	Transce	iver Speed	Grade 7	Unit
		Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
Supported I/O standards		1.2 V PCML, 1.5 V PCML, 2.5 V PCML, Differential LVPECL <sup>(31)</sup> , HCSL, and LVDS									
Input frequency from REFCLK input pins <sup>(32)</sup>	_	27	_	550	27	-	550	27	-	550	MHz
Rise time	Measure at ±60 mV of differential signal <sup>(33)</sup>	_	—	400	—	_	400	_	_	400	ps
Fall time	Measure at ±60 mV of differential signal <sup>(33)</sup>	_	_	400	—	_	400	_	_	400	ps
Duty cycle	-	45	_	55	45	-	55	45	_	55	%
Peak-to-peak differential input voltage	_	200	_	2000	200	-	2000	200	_	2000	mV
Spread-spectrum modulating clock frequency	PCIe	30	_	33	30	-	33	30	-	33	kHz
Spread-spectrum downspread	PCIe	_	0 to – 0.5%	-	-	0 to - 0.5%	_	_	0 to - 0.5%	_	—
On-chip termination resistors	_	_	100	_	_	100	_	_	100	_	Ω
										co	ntinued

<sup>(30)</sup> Transceiver Speed Grade 5 covers specifications for Cyclone V GT and ST devices.

<sup>(31)</sup> Differential LVPECL signal levels must comply to the minimum and maximum peak-to-peak differential input voltage specified in this table.

(32) The reference clock frequency must be ≥ 307.2 MHz to be fully compliance to CPRI transmit jitter specification at 6.144 Gbps. For more information about CPRI 6.144 Gbps, refer to the *Transceiver Protocol Configurations in Cyclone V Devices* chapter.

<sup>(33)</sup> REFCLK performance requires to meet transmitter REFCLK phase noise specification.



# Table 22.Transceiver Clocks Specifications for Cyclone V GX, GT, SX, and ST Devices

Symbol/Description	Condition	Transceiv	Transceiver Speed Grade 5 <sup>(30)</sup>		Transceiver Speed Grade 6			Transceiver Speed Grade 7			Unit
		Min	Тур	Мах	Min	Тур	Max	Min	Тур	Мах	
fixedclk clock frequency	PCIe Receiver Detect	-	125	_	—	125	-	_	125	-	MHz
Transceiver Reconfiguration Controller IP (mgmt_clk_clk) clock frequency	_	75	_	100/125 <sup>(3</sup> 7)	75	_	100/125 <sup>(</sup> 37)	75	_	100/125 <sup>(3</sup> 7)	MHz

# Table 23. Receiver Specifications for Cyclone V GX, GT, SX, and ST Devices

Symbol/Description	Condition	Transceiv	er Speed G	rade 5 <sup>(30)</sup>	Transce	iver Speed	Grade 6	Transce	iver Speed	Grade 7	Unit
		Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
Supported I/O standards		1.5 V PCML, 2.5 V PCML, LVPECL, and LVDS									
Data rate <sup>(38)</sup>	_	614	_	5000/614 4 <sup>(35)</sup>	614	-	3125	614	_	2500	Mbps
Absolute $V_{MAX}$ for a receiver pin <sup>(39)</sup>	_	-	_	1.2	_	-	1.2	_	-	1.2	V
Absolute $V_{\text{MIN}}$ for a receiver pin	_	-0.4	-	-	-0.4	-	-	-0.4	-	-	V
Maximum peak-to-peak differential input voltage $V_{\rm ID}$ (diff p-p) before device configuration	_	_	_	1.6	_	_	1.6	_	_	1.6	V
Maximum peak-to-peak differential input voltage $V_{\rm ID}$ (diff p-p) after device configuration	_	_	_	2.2	_	_	2.2	_	_	2.2	V
									•	co	ntinued

<sup>&</sup>lt;sup>(37)</sup> The maximum supported clock frequency is 100 MHz if the PCIe hard IP block is enabled or 125 MHz if the PCIe hard IP block is not enabled.

<sup>&</sup>lt;sup>(38)</sup> To support data rates lower than the minimum specification through oversampling, use the CDR in LTR mode only.

<sup>&</sup>lt;sup>(39)</sup> The device cannot tolerate prolonged operation at this absolute maximum.



## **CTLE** Response at Data Rates ≤ 3.25 Gbps across Supported AC Gain and DC Gain





CV-51002 | 2018.05.07



Protocol	Sub-protocol	Data Rate (Mbps)
	CPRI E12LV	1,228.8
	CPRI E12HV	1,228.8
	CPRI E12LVII	1,228.8
	CPRI E24LV	2,457.6
	CPRI E24LVII	2,457.6
	CPRI E30LV	3,072
	CPRI E30LVII	3,072
	CPRI E48LVII <sup>(51)</sup>	4,915.2
	CPRI E60LVII <sup>(51)</sup>	6,144
Gbps Ethernet (GbE)	GbE 1250	1,250
OBSAI	OBSAI 768	768
	OBSAI 1536	1,536
	OBSAI 3072	3,072
Serial digital interface (SDI)	SDI 270 SD	270
	SDI 1485 HD	1,485
	SDI 2970 3G	2,970
VbyOne	VbyOne 3750	3,750
HiGig+	HIGIG 3750	3,750

#### **Related Information**

#### • PCIe Supported Configurations and Placement Guidelines

Provides more information about the maximum full duplex channels recommended in Cyclone V GT and ST devices which require full compliance to the PCIe Gen2 transmit jitter specification.

<sup>(51)</sup> For CPRI E48LVII and E60LVII, Intel recommends increasing the V<sub>CCE\_GXBL</sub> and V<sub>CCL\_GXBL</sub> typical value from 1.1 V to 1.2 V for full compliance to CPRI transmit jitter specification at 4.9152 Gbps (Cyclone V GT and ST devices) and 6.144 Gbps (Cyclone V GT and ST devices only). For more information about the maximum full duplex channels recommended in Cyclone V GT and ST devices for CPRI 6.144 Gbps, refer to the *Transceiver Protocol Configurations in Cyclone V Devices* chapter.

CV-51002 | 2018.05.07



Symbol	Parameter	Condition Min Typ Ma		Мах	Unit	
		-C8, -A7 speed grades	600	-	1300	MHz
teinduty	Input clock or external feedback clock input duty cycle	_	40	_	60	%
fout	Output frequency for internal global or regional clock	–C6, –C7, –I7 speed grades	_	_	550 <sup>(54)</sup>	MHz
		–C8, –A7 speed grades	_	_	460 <sup>(54)</sup>	MHz
f <sub>OUT_EXT</sub>	Output frequency for external clock output	–C6, –C7, –I7 speed grades	_	_	667 <sup>(54)</sup>	MHz
		-C8, -A7 speed grades	-	_	533 <sup>(54)</sup>	MHz
toutduty	Duty cycle for external clock output (when set to 50%)	_	45	50	55	%
t <sub>FCOMP</sub>	External feedback clock compensation time	-	-	-	10	ns
t <sub>DYCONFIGCLK</sub>	Dynamic configuration clock for mgmt_clk and scanclk	_	_	_	100	MHz
t <sub>LOCK</sub>	Time required to lock from end-of-device configuration or deassertion of areset	_	_	_	1	ms
t <sub>DLOCK</sub>	Time required to lock dynamically (after switchover or reconfiguring any non-post- scale counters/delays)	_	_	_	1	ms
f <sub>CLBW</sub>	PLL closed-loop bandwidth	Low	-	0.3	-	MHz
		Medium	-	1.5	-	MHz
		High <sup>(55)</sup>	-	4	-	MHz
t <sub>PLL_PSERR</sub>	Accuracy of PLL phase shift	-	-	-	±50	ps
		• •				continued

<sup>&</sup>lt;sup>(53)</sup> The VCO frequency reported by the Intel Quartus Prime software takes into consideration the VCO post-scale counter  $\kappa$  value. Therefore, if the counter  $\kappa$  has a value of 2, the frequency reported can be lower than the f<sub>VCO</sub> specification.

 $<sup>^{(54)}</sup>$  This specification is limited by the lower of the two: I/O  $f_{MAX}$  or  $F_{OUT}$  of the PLL.

<sup>&</sup>lt;sup>(55)</sup> High bandwidth PLL settings are not supported in external feedback mode.



Symbol	Parameter	Condition	Min	Тур	Max	Unit
t <sub>ARESET</sub>	Minimum pulse width on the areset signal	_	10	-	-	ns
t <sub>INCCJ</sub> <sup>(56)(57)</sup>	Input clock cycle-to-cycle jitter	$F_{REF} \ge 100 \text{ MHz}$	—	_	0.15	UI (p-p)
		$F_{REF} < 100 \text{ MHz}$	—	_	±750	ps (p-p)
t <sub>outpj_dc</sub> <sup>(58)</sup>	Period jitter for dedicated clock output in	$F_{OUT} \ge 100 \text{ MHz}$	—	-	300	ps (p-p)
		F <sub>OUT</sub> < 100 MHz	_	-	30	mUI (p-p)
t <sub>FOUTPJ_DC</sub> <sup>(58)</sup>	_DC <sup>(58)</sup> Period jitter for dedicated clock output in		—	-	425 <sup>(61)</sup> , 300 <sup>(59)</sup>	ps (p-p)
		F <sub>OUT</sub> < 100 MHz	—	-	42.5 <sup>(61)</sup> , 30 <sup>(59)</sup>	mUI (p-p)
t <sub>OUTCCJ_DC</sub> <sup>(58)</sup>	Cycle-to-cycle jitter for dedicated clock output	$F_{OUT} \ge 100 \text{ MHz}$	—	-	300	ps (p-p)
	in integer PLL	F <sub>OUT</sub> < 100 MHz	—	-	30	mUI (p-p)
t <sub>FOUTCCJ_DC</sub> <sup>(58)</sup>	Cycle-to-cycle jitter for dedicated clock output	$F_{OUT} \ge 100 \text{ MHz}$	_	-	425 <sup>(61)</sup> , 300 <sup>(59)</sup>	ps (p-p)
		F <sub>OUT</sub> < 100 MHz	—	-	42.5 <sup>(61)</sup> , 30 <sup>(59)</sup>	mUI (p-p)
t <sub>outpj_io</sub> <sup>(58)(60)</sup>	Period jitter for clock output on a regular I/O	$F_{OUT} \ge 100 \text{ MHz}$	—	-	650	ps (p-p)
	in integer PLL	F <sub>OUT</sub> < 100 MHz	—	-	65	mUI (p-p)
t <sub>FOUTPJ_IO</sub> <sup>(58)(60)(61)</sup>	Period jitter for clock output on a regular I/O in fractional PLL	$F_{OUT} \ge 100 \text{ MHz}$	_	_	650	ps (p-p)
						continued

(56) A high input jitter directly affects the PLL output jitter. To have low PLL output clock jitter, you must provide a clean clock source with jitter < 120 ps.</p>

- <sup>(57)</sup>  $F_{REF}$  is  $f_{IN}/N$ , specification applies when N = 1.
- (58) Peak-to-peak jitter with a probability level of 10<sup>-12</sup> (14 sigma, 99.999999999974404% confidence level). The output jitter specification applies to the intrinsic jitter of the PLL, when an input jitter of 30 ps is applied. The external memory interface clock output jitter specifications use a different measurement method and are available in *Memory Output Clock Jitter Specification for Cyclone V Devices* table.
- <sup>(59)</sup> This specification only covers fractional PLL for low bandwidth. The  $f_{VCO}$  for fractional value range 0.20–0.80 must be  $\geq$  1200 MHz.
- <sup>(60)</sup> External memory interface clock output jitter specifications use a different measurement method, which are available in *Memory Output Clock Jitter Specification for Cyclone V Devices* table.

CV-51002 | 2018.05.07



Symbol	Parameter	Condition	Min	Тур	Max	Unit
		$F_{OUT}$ < 100 MHz	-	-	65	mUI (p-p)
t <sub>OUTCCJ_IO</sub> <sup>(58)(60)</sup>	Cycle-to-cycle jitter for clock output on	$F_{OUT} \ge 100 \text{ MHz}$	_	-	650	ps (p-p)
		$F_{OUT}$ < 100 MHz	_	_	65	mUI (p-p)
t <sub>FOUTCCJ_IO</sub> <sup>(58)(60)(61)</sup>	Cycle-to-cycle jitter for clock output on	$F_{OUT} \ge 100 \text{ MHz}$	_	-	650	ps (p-p)
		$F_{OUT} < 100 \text{ MHz}$	-	-	65	mUI (p-p)
t <sub>CASC_OUTPJ_DC</sub> <sup>(58)(62)</sup>	Period jitter for dedicated clock output in	$F_{OUT} \ge 100 \text{ MHz}$	-	-	300	ps (p-p)
		$F_{OUT} < 100 \text{ MHz}$	_	-	30	mUI (p-p)
t <sub>drift</sub>	Frequency drift after $\mathtt{PFDENA}$ is disabled for a duration of 100 $\mu s$	_	-	_	±10	%
dK <sub>BIT</sub>	Bit number of Delta Sigma Modulator (DSM)	-	8	24	32	Bits
k <sub>VALUE</sub>	Numerator of fraction	_	128	8388608	2147483648	-
f <sub>RES</sub>	Resolution of VCO frequency	$f_{INPFD} = 100 \text{ MHz}$	390625	5.96	0.023	Hz

### **Related Information**

Memory Output Clock Jitter Specifications on page 49

Provides more information about the external memory interface clock output jitter specifications.

- Upstream PLL: 0.59 MHz  $\leq$  Upstream PLL BW < 1 MHz
- Downstream PLL: Downstream PLL BW > 2 MHz

<sup>&</sup>lt;sup>(61)</sup> This specification only covers fractional PLL for low bandwidth. The  $f_{VCO}$  for fractional value range 0.05–0.95 must be  $\geq$  1000 MHz.

<sup>&</sup>lt;sup>(62)</sup> The cascaded PLL specification is only applicable with the following conditions:



Symbol		Condition		-C6		-C7, -I7		-C8, -A7		Unit		
			Min	Тур	Мах	Min	Тур	Max	Min	Тур	Max	
		Emulated Differential I/O Standards										
	t <sub>RISE</sub> and t <sub>FALL</sub>	True Differential I/O Standards	-	-	200	-	-	200	-	-	200	ps
		Emulated Differential I/O Standards with Three External Output Resistor Networks	_	_	250	_	_	250	_	_	300	ps
		Emulated Differential I/O Standards with One External Output Resistor Network	_	_	300	_	_	300	_	_	300	ps
	TCCS	True Differential I/O Standards	-	-	200	_	_	250	_	_	250	ps
		Emulated Differential I/O Standards with Three External Output Resistor Networks	_	_	300	_	_	300	_	_	300	ps
		Emulated Differential I/O Standards with One External Output Resistor Network	_	_	300	_	_	300	_	_	300	ps
Receiver	f <sub>HSDR</sub> (data rate)	SERDES factor J =4 to $10^{(64)}$	(65)	-	875 <sup>(67)</sup>	(65)	_	840 <sup>(67)</sup>	(65)	-	640 <sup>(67)</sup>	Mbps
		SERDES factor J = 1 to 2, uses DDR registers	(65)	-	(66)	(65)	-	(66)	(65)	-	(66)	Mbps
Sampling Windo	w	_	_	_	350	_	_	350	_	_	350	ps



## Figure 8. SPI Slave Timing Diagram



### **Related Information**

SPI Controller, Cyclone V Hard Processor System Technical Reference Manual Provides more information about rx\_sample\_delay.

## Figure 13. MDIO Timing Diagram



# I<sup>2</sup>C Timing Characteristics

Table 51. I	<sup>2</sup> C Timing	Requirements	for Cyclone \	/ Devices
-------------	-----------------------	--------------	---------------	-----------

Symbol	Description	Standard Mode		Fast Mode		Unit
		Min	Max	Min	Max	
T <sub>clk</sub>	Serial clock (SCL) clock period	10	-	2.5	-	μs
T <sub>clkhigh</sub>	SCL high time	4.7	-	0.6	-	μs
T <sub>clklow</sub>	SCL low time	4	-	1.3	-	μs
Ts	Setup time for serial data line (SDA) data to SCL	0.25	-	0.1	-	μs
T <sub>h</sub>	Hold time for SCL to SDA data	0	3.45	0	0.9	μs
T <sub>d</sub>	SCL to SDA output data delay	-	0.2	-	0.2	μs
T <sub>su_start</sub>	Setup time for a repeated start condition	4.7	-	0.6	-	μs
T <sub>hd_start</sub>	Hold time for a repeated start condition	4	-	0.6	-	μs
T <sub>su_stop</sub>	Setup time for a stop condition	4	-	0.6	_	μs

#### Cyclone V Device Datasheet CV-51002 | 2018.05.07



Symbol	Description	Min	Max	Unit
T <sub>cea</sub>	Chip enable to data access time	—	25	ns
T <sub>rea</sub>	Read enable to data access time	_	16	ns
T <sub>rhz</sub>	Read enable to data high impedance	_	100	ns
T <sub>rr</sub>	Ready to read enable low	20	—	ns

# Figure 15. NAND Command Latch Timing Diagram





Configuration Scheme	Encryption	Compression	DCLK-to-DATA[] Ratio (r)	
	On	Off	2	
	Off	On	4	
	On	On	4	

# **FPP** Configuration Timing when DCLK-to-DATA[] = 1

When you enable decompression or the design security feature, the DCLK-to-DATA[] ratio varies for FPP ×8 and FPP ×16. For the respective DCLK-to-DATA[] ratio, refer to the DCLK-to-DATA[] Ratio for Cyclone V Devices table.

 Table 58.
 FPP Timing Parameters When DCLK-to-DATA[] Ratio is 1 for Cyclone V Devices

Symbol	Parameter	Minimum	Maximum	Unit
t <sub>CF2CD</sub>	nCONFIG low to CONF_DONE low	_	600	ns
t <sub>CF2ST0</sub>	nCONFIG low to nSTATUS low	-	600	ns
t <sub>CFG</sub>	nCONFIG low pulse width	2	_	μs
t <sub>STATUS</sub>	nSTATUS low pulse width	268	1506 <sup>(77)</sup>	μs
t <sub>CF2ST1</sub>	nCONFIG high to nSTATUS high	-	1506 <sup>(78)</sup>	μs
t <sub>CF2CK</sub> <sup>(79)</sup>	nCONFIG high to first rising edge on DCLK	1506	_	μs
t <sub>ST2CK</sub> <sup>(79)</sup>	nSTATUS high to first rising edge of DCLK	2	_	μs
t <sub>DSU</sub>	DATA[] setup time before rising edge on DCLK	5.5	-	ns
t <sub>DH</sub>	DATA[] hold time after rising edge on DCLK	0	_	ns
t <sub>CH</sub>	DCLK high time	$0.45 \times 1/f_{MAX}$	-	S
				continued

<sup>&</sup>lt;sup>(77)</sup> You can obtain this value if you do not delay configuration by extending the nCONFIG or the nSTATUS low pulse width.

<sup>&</sup>lt;sup>(78)</sup> You can obtain this value if you do not delay configuration by externally holding the nSTATUS low.

<sup>&</sup>lt;sup>(79)</sup> If nSTATUS is monitored, follow the t<sub>ST2CK</sub> specification. If nSTATUS is not monitored, follow the t<sub>CF2CK</sub> specification.



# Active Serial (AS) Configuration Timing

### Table 60.AS Timing Parameters for AS ×1 and ×4 Configurations in Cyclone V Devices

The minimum and maximum numbers apply to both the internal oscillator and CLKUSR when either one is used as the clock source for device configuration.

The  $t_{CF2CD}$ ,  $t_{CF2ST0}$ ,  $t_{CFG}$ ,  $t_{STATUS}$ , and  $t_{CF2ST1}$  timing parameters are identical to the timing parameters for passive serial (PS) mode listed in *PS Timing Parameters for Cyclone V Devices* table. You can obtain the  $t_{CF2ST1}$  value if you do not delay configuration by externally holding nSTATUS low.

Symbol	Parameter	Minimum	Maximum	Unit
t <sub>co</sub>	DCLK falling edge to the AS_DATA0/ASDO output	_	2	ns
t <sub>SU</sub>	Data setup time before the falling edge on DCLK	1.5	_	ns
t <sub>DH</sub> <sup>(86)</sup>	Data hold time after the falling edge on DCLK	2.5 <sup>(87)</sup> /2.9 <sup>(88)</sup>	_	ns
t <sub>CD2UM</sub>	CONF_DONE high to user mode	175	437	μs
t <sub>CD2CU</sub>	CONF_DONE high to CLKUSR enabled	4 × maximum DCLK period	_	_
t <sub>CD2UMC</sub>	CONF_DONE high to user mode with CLKUSR option on	t <sub>CD2CU</sub> + (T <sub>init</sub> × CLKUSR period)	_	-
T <sub>init</sub>	Number of clock cycles required for device initialization	8,576	—	Cycles

#### **Related Information**

- Passive Serial (PS) Configuration Timing on page 74
- AS Configuration Timing Provides the AS configuration timing waveform.
- AN822: Intel FPGA Configuration Device Migration Guideline

 $<sup>(^{86})</sup>$  Note: To evaluate the data setup ( $t_{SU}$ ) and data hold time ( $t_{DH}$ ) slack on your board in order to ensure you are meeting the  $t_{SU}$  and  $t_{DH}$  requirement, you are recommended to follow the guideline in the "Evaluating Data Setup and Hold Timing Slack" chapter in AN822: Intel FPGA Configuration Device Migration Guideline.

<sup>&</sup>lt;sup>(87)</sup> Specification for -6 speed grade

<sup>&</sup>lt;sup>(88)</sup> Specification for -7 and -8 speed grade



#### **Related Information**

Configuration Files on page 76

# **Remote System Upgrades**

#### Table 66. Remote System Upgrade Circuitry Timing Specifications for Cyclone V Devices

Parameter	Minimum	Unit
t <sub>RU_nCONFIG</sub> <sup>(98)</sup>	250	ns
t <sub>RU_nRSTIMER</sub> <sup>(99)</sup>	250	ns

#### **Related Information**

- Remote System Upgrade State Machine Provides more information about configuration reset (RU\_CONFIG) signal.
- User Watchdog Timer Provides more information about reset\_timer (RU\_nRSTIMER) signal.

# **User Watchdog Internal Oscillator Frequency Specifications**

#### Table 67. User Watchdog Internal Oscillator Frequency Specifications for Cyclone V Devices

Parameter	Minimum	Typical	Maximum	Unit
User watchdog internal oscillator frequency	5.3	7.9	12.5	MHz

# **I/O Timing**

Intel offers two ways to determine I/O timing—the Excel-based I/O timing and the Intel Quartus Prime Timing Analyzer.

<sup>&</sup>lt;sup>(98)</sup> This is equivalent to strobing the reconfiguration input of the Remote Update Intel FPGA IP core high for the minimum timing specification.

<sup>&</sup>lt;sup>(99)</sup> This is equivalent to strobing the reset timer input of the Remote Update Intel FPGA IP core high for the minimum timing specification.







