E·XFL

Intel - 5CSEBA6U19C8NES Datasheet



Welcome to E-XFL.COM

Embedded - System On Chip (SoC): The Heart of Modern Embedded Systems

Embedded - System On Chip (SoC) refers to an integrated circuit that consolidates all the essential components of a computer system into a single chip. This includes a microprocessor, memory, and other peripherals, all packed into one compact and efficient package. SoCs are designed to provide a complete computing solution, optimizing both space and power consumption, making them ideal for a wide range of embedded applications.

What are Embedded - System On Chip (SoC)?

System On Chip (SoC) integrates multiple functions of a computer or electronic system onto a single chip. Unlike traditional multi-chip solutions. SoCs combine a central

Details

Product Status	Obsolete
Architecture	MCU, FPGA
Core Processor	Dual ARM® Cortex®-A9 MPCore [™] with CoreSight [™]
Flash Size	-
RAM Size	64KB
Peripherals	DMA, POR, WDT
Connectivity	CANbus, EBI/EMI, Ethernet, I ² C, MMC/SD/SDIO, SPI, UART/USART, USB OTG
Speed	600MHz
Primary Attributes	FPGA - 110K Logic Elements
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	484-FBGA
Supplier Device Package	484-UBGA (19x19)
Purchase URL	https://www.e-xfl.com/product-detail/intel/5cseba6u19c8nes

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Maximum Allowed Overshoot and Undershoot Voltage

During transitions, input signals may overshoot to the voltage listed in the following table and undershoot to -2.0 V for input currents less than 100 mA and periods shorter than 20 ns.

The maximum allowed overshoot duration is specified as a percentage of high time over the lifetime of the device. A DC signal is equivalent to 100% duty cycle.

For example, a signal that overshoots to 4.00 V can only be at 4.00 V for \sim 15% over the lifetime of the device; for a device lifetime of 10 years, this amounts to 1.5 years.

Table 3. Maximum Allowed Overshoot During Transitions for Cyclone V Devices

Symbol	Description	Condition (V)	Overshoot Duration as % of High Time	Unit
Vi (AC)	AC input voltage	3.8	100	%
		3.85	68	%
		3.9	45	%
		3.95	28	%
		4	15	%
		4.05	13	%
		4.1	11	%
		4.15	9	%
		4.2	8	%
		4.25	7	%
		4.3	5.4	%
		4.35	3.2	%
		4.4	1.9	%
		4.45	1.1	%
				continued

This table lists the maximum allowed input overshoot voltage and the duration of the overshoot voltage as a percentage of device lifetime.



Transceiver Power Supply Operating Conditions

Table 5. Transceiver Power Supply Operating Conditions for Cyclone V GX, GT, SX, and ST Devices

Symbol	Description	Minimum ⁽⁸⁾	Typical	Maximum ⁽⁸⁾	Unit
V _{CCH_GXBL}	Transceiver high voltage power (left side)	2.375	2.5	2.625	V
V _{CCE_GXBL} ⁽⁹⁾⁽¹⁰⁾	Transmitter and receiver power (left side)	1.07/1.17	1.1/1.2	1.13/1.23	V
V _{CCL_GXBL} ⁽⁹⁾⁽¹⁰⁾	Clock network power (left side)	1.07/1.17	1.1/1.2	1.13/1.23	V

Related Information

• PCIe Supported Configurations and Placement Guidelines

Provides more information about the maximum full duplex channels recommended in Cyclone V GT and ST devices which require full compliance to the PCIe Gen2 transmit jitter specification.

6.144-Gbps Support Capability in Cyclone V GT Devices
 Provides more information about the maximum full duplex channels recommended in Cyclone V GT and ST devices for
 CPRI 6.144 Gbps.

⁽⁸⁾ The power supply value describes the budget for the DC (static) power supply tolerance and does not include the dynamic tolerance requirements. Refer to the PDN tool for the additional budget for the dynamic tolerance requirements.

⁽⁹⁾ Intel recommends increasing the V_{CCE_GXBL} and V_{CCL_GXBL} typical value from 1.1 V to 1.2 V for Cyclone V GT and ST FPGA systems which require full compliance to the PCIe Gen2 transmit jitter specification. For more information about the maximum full duplex channels recommended in Cyclone V GT and ST devices under this condition, refer to the *Transceiver Protocol Configurations in Cyclone V Devices* chapter.

⁽¹⁰⁾ Intel recommends increasing the V_{CCE_GXBL} and V_{CCL_GXBL} typical value from 1.1 V to 1.2 V for full compliance to CPRI transmit jitter specification at 4.9152 Gbps (Cyclone V GT and ST devices) and 6.144Gbps (Cyclone V GT and ST devices only). For more information about the maximum full duplex channels recommended in Cyclone V GT and ST devices for CPRI 6.144 Gbps, refer to the *Transceiver Protocol Configurations in Cyclone V Devices* chapter.



OCT Without Calibration Resistance Tolerance Specifications

Table 10. **OCT Without Calibration Resistance Tolerance Specifications for Cyclone V Devices**

This table lists the Cyclone V OCT without calibration resistance tolerance to PVT changes.

Symbol	Description	Condition (V)	Resistance Tolerance		Unit	
			-C6	-I7, -C7	-C8, -A7	
25-Ω R _S	Internal series termination without calibration (25- Ω setting)	V _{CCIO} = 3.0, 2.5	±30	±40	±40	%
25-Ω R _S	Internal series termination without calibration (25- Ω setting)	V _{CCIO} = 1.8, 1.5	±30	±40	±40	%
25-Ω R _S	Internal series termination without calibration (25- Ω setting)	V _{CCI0} = 1.2	±35	±50	±50	%
50-Ω R _S	Internal series termination without calibration (50- Ω setting)	V _{CCIO} = 3.0, 2.5	±30	±40	±40	%
50-Ω R _S	Internal series termination without calibration (50- Ω setting)	V _{CCIO} = 1.8, 1.5	±30	±40	±40	%
50-Ω R _S	Internal series termination without calibration (50- Ω setting)	V _{CCI0} = 1.2	±35	±50	±50	%
100-Ω R _D	Internal differential termination (100- Ω setting)	V _{CCIO} = 2.5	±25	±40	±40	%

Figure 2. **Equation for OCT Variation Without Recalibration**

$$R_{OCT} = R_{SCAL} \left(1 + \left| \frac{dR}{dT} \times \Delta T \right| \pm \left| \frac{dR}{dV} \times \Delta V \right| \right)$$

The definitions for the equation are as follows:

• The R_{OCT} value calculated shows the range of OCT resistance with the variation of temperature and V_{CCIO}.

.

- R_{SCAL} is the OCT resistance value at power-up.
- ΔT is the variation of temperature with respect to the temperature at power up.



- ΔV is the variation of voltage with respect to the V_{CCIO} at power up.
- dR/dT is the percentage change of R_{SCAL} with temperature.
- dR/dV is the percentage change of R_{SCAL} with voltage.

OCT Variation after Power-Up Calibration

Table 11. OCT Variation after Power-Up Calibration for Cyclone V Devices

This table lists OCT variation with temperature and voltage after power-up calibration. The OCT variation is valid for a V_{CCIO} range of ±5% and a temperature range of 0°C to 85°C.

Symbol	Description	V _{CCIO} (V)	Value	Unit
dR/dV	OCT variation with voltage without recalibration	3.0	0.100	%/mV
		2.5	0.100	
		1.8	0.100	
		1.5	0.100	
		1.35	0.150	
		1.25	0.150	
		1.2	0.150	
dR/dT	OCT variation with temperature without recalibration	3.0	0.189	%/°C
		2.5	0.208	
		1.8	0.266	
		1.5	0.273	
		1.35	0.200	
		1.25	0.200	
		1.2	0.317	



Transceiver Performance Specifications

Transceiver Specifications for Cyclone V GX, GT, SX, and ST Devices

Table 21. Reference Clock Specifications for Cyclone V GX, GT, SX, and ST Devices

Symbol/Description	Condition	Transceiver Speed Grade 5 ⁽³⁰⁾		Transceiver Speed Grade 6		Transceiver Speed Grade 7			Unit		
		Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
Supported I/O standards		1.2	2 V PCML, 1.	5 V PCML, 2	.5 V PCML, I	Differential L	VPECL ⁽³¹⁾ , H	CSL, and LV	DS		
Input frequency from REFCLK input pins ⁽³²⁾	_	27	_	550	27	-	550	27	-	550	MHz
Rise time	Measure at ±60 mV of differential signal ⁽³³⁾	_	—	400	—	_	400	_	_	400	ps
Fall time	Measure at ±60 mV of differential signal ⁽³³⁾	_	_	400	—	_	400	_	_	400	ps
Duty cycle	-	45	_	55	45	-	55	45	_	55	%
Peak-to-peak differential input voltage	_	200	_	2000	200	-	2000	200	_	2000	mV
Spread-spectrum modulating clock frequency	PCIe	30	_	33	30	-	33	30	-	33	kHz
Spread-spectrum downspread	PCIe	_	0 to - 0.5%	-	-	0 to - 0.5%	_	_	0 to - 0.5%	_	—
On-chip termination resistors	_	_	100	_	_	100	_	_	100	_	Ω
										co	ntinued

⁽³⁰⁾ Transceiver Speed Grade 5 covers specifications for Cyclone V GT and ST devices.

⁽³¹⁾ Differential LVPECL signal levels must comply to the minimum and maximum peak-to-peak differential input voltage specified in this table.

(32) The reference clock frequency must be ≥ 307.2 MHz to be fully compliance to CPRI transmit jitter specification at 6.144 Gbps. For more information about CPRI 6.144 Gbps, refer to the *Transceiver Protocol Configurations in Cyclone V Devices* chapter.

⁽³³⁾ REFCLK performance requires to meet transmitter REFCLK phase noise specification.



Symbol/Description	Condition	Transceiv	Transceiver Speed Grade 5 ⁽³⁰⁾		Transceiver Speed Grade 6			Transceiver Speed Grade 7			Unit
		Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
V _{ICM} (AC coupled)	-	V _{CCE}	_{_GXBL} supply ⁽	34)(35)	V	_{CCE_GXBL} sup	bly	V	_{CCE_GXBL} supp	bly	V
V _{ICM} (DC coupled)	HCSL I/O standard for the PCIe reference clock	250	_	550	250	-	550	250	_	550	mV
Transmitter REFCLK phase	10 Hz	-	-	-50	_	-	-50	-	-	-50	dBc/Hz
noise(30)	100 Hz	-	-	-80	_	-	-80	-	-	-80	dBc/Hz
	1 KHz	-	-	-110	_	-	-110	-	-	-110	dBc/Hz
	10 KHz	-	-	-120	_	-	-120	-	-	-120	dBc/Hz
	100 KHz	-	-	-120	_	-	-120	-	-	-120	dBc/Hz
	≥1 MHz	-	-	-130	_	-	-130	-	-	-130	dBc/Hz
R _{REF}	_	-	2000 ±1%	_	-	2000 ±1%	-	-	2000 ±1%	_	Ω

⁽³⁰⁾ Transceiver Speed Grade 5 covers specifications for Cyclone V GT and ST devices.

⁽³⁶⁾ The transmitter REFCLK phase jitter is 30 ps p-p at bit error rate (BER) 10⁻¹².

 $^{^{(34)}}$ Intel recommends increasing the V_{CCE_GXBL} and V_{CCL_GXBL} typical value from 1.1 V to 1.2 V for Cyclone V GT and ST FPGA systems which require full compliance to the PCIe Gen2 transmit jitter specification. For more information about the maximum full duplex channels recommended in Cyclone V GT and ST devices under this condition, refer to the *Transceiver Protocol Configurations in Cyclone V Devices* chapter.

⁽³⁵⁾ Intel recommends increasing the V_{CCE_GXBL} and V_{CCL_GXBL} typical value from 1.1 V to 1.2 V for full compliance to CPRI transmit jitter specification at 4.9152 Gbps (Cyclone V GT and ST devices) and 6.144 Gbps (Cyclone V GT and ST devices only). For more information about the maximum full duplex channels recommended in Cyclone V GT and ST devices for CPRI 6.144 Gbps, refer to the *Transceiver Protocol Configurations in Cyclone V Devices* chapter.



CTLE Response at Data Rates ≤ 3.25 Gbps across Supported AC Gain and DC Gain







Transceiver Compliance Specification

The following table lists the physical medium attachment (PMA) specification compliance of all supported protocol for Cyclone V GX, GT, SX, and ST devices. For more information about the protocol parameter details and compliance specifications, contact your Intel Sales Representative.

Table 29. Transceiver Compliance Specification for All Supported Protocol for Cyclone V GX, GT, SX, and ST Devices

Protocol	Sub-protocol	Data Rate (Mbps)
PCIe	PCIe Gen1	2,500
	PCIe Gen2 ⁽⁵⁰⁾	5,000
	PCIe Cable	2,500
XAUI	XAUI 2135	3,125
Serial RapidIO [®] (SRIO)	SRIO 1250 SR	1,250
	SRIO 1250 LR	1,250
	SRIO 2500 SR	2,500
	SRIO 2500 LR	2,500
	SRIO 3125 SR	3,125
	SRIO 3125 LR	3,125
	SRIO 5000 SR	5,000
	SRIO 5000 MR	5,000
	SRIO 5000 LR	5,000
Common Public Radio Interface (CPRI)	CPRI E6LV	614.4
	CPRI E6HV	614.4
	CPRI E6LVII	614.4
		continued

⁽⁵⁰⁾ For PCIe Gen2 sub-protocol, Intel recommends increasing the V_{CCE_GXBL} and V_{CCL_GXBL} typical value from 1.1 V to 1.2 V for Cyclone V GT and ST FPGA systems which ensure full compliance to the PCIe Gen2 transmit jitter specification. For more information about the maximum full duplex channels recommended in Cyclone V GT and ST devices under this condition, refer to the *Transceiver Protocol Configurations in Cyclone V Devices* chapter.



6.144-Gbps Support Capability in Cyclone V GT Devices Provides more information about the maximum full duplex channels recommended in Cyclone V GT and ST devices for CPRI 6.144 Gbps.

Core Performance Specifications

Clock Tree Specifications

٠

Table 30. Clock Tree Specifications for Cyclone V Devices

Parameter		Unit		
	-C6	-C8, -A7		
Global clock and Regional clock	550	550	460	MHz
Peripheral clock	155	155	155	MHz

PLL Specifications

Table 31. PLL Specifications for Cyclone V Devices

This table lists the Cyclone V PLL block specifications. Cyclone V PLL block does not include HPS PLL.

Symbol	Parameter	Condition	Min	Тур	Max	Unit
f _{IN}	Input clock frequency	-C6 speed grade	5	_	670 ⁽⁵²⁾	MHz
		-C7, -I7 speed grades	5	_	622 ⁽⁵²⁾	MHz
		-C8, -A7 speed grades	5	_	500 ⁽⁵²⁾	MHz
f _{INPED}	Integer input clock frequency to the phase frequency detector (PFD)	_	5	_	325	MHz
f _{FINPFD}	Fractional input clock frequency to the PFD	-	50	_	160	MHz
f _{VCO} ⁽⁵³⁾	PLL voltage-controlled oscillator (VCO) operating range	–C6, –C7, –I7 speed grades	600	_	1600	MHz
			· · · · · · ·			continued

⁽⁵²⁾ This specification is limited in the Intel Quartus Prime software by the I/O maximum frequency. The maximum I/O frequency is different for each I/O standard.



Symbol	Parameter	Condition	Min	Тур	Мах	Unit
		-C8, -A7 speed grades	600	-	1300	MHz
teinduty	Input clock or external feedback clock input duty cycle	_	40	_	60	%
fout	Output frequency for internal global or regional clock	–C6, –C7, –I7 speed grades	_	_	550 ⁽⁵⁴⁾	MHz
		–C8, –A7 speed grades	_	_	460 ⁽⁵⁴⁾	MHz
f _{OUT_EXT}	Output frequency for external clock output	–C6, –C7, –I7 speed grades	_	_	667 ⁽⁵⁴⁾	MHz
		–C8, –A7 speed grades	-	-	533 ⁽⁵⁴⁾	MHz
toutduty	Duty cycle for external clock output (when set to 50%)	_	45	50	55	%
t _{FCOMP}	External feedback clock compensation time	-	-	-	10	ns
t _{DYCONFIGCLK}	Dynamic configuration clock for mgmt_clk and scanclk	_	_	_	100	MHz
t _{LOCK}	Time required to lock from end-of-device configuration or deassertion of areset	_	_	_	1	ms
t _{DLOCK}	Time required to lock dynamically (after switchover or reconfiguring any non-post- scale counters/delays)	_	_	_	1	ms
f _{CLBW}	PLL closed-loop bandwidth	Low	-	0.3	-	MHz
		Medium	-	1.5	-	MHz
		High ⁽⁵⁵⁾	-	4	-	MHz
t _{PLL_PSERR}	Accuracy of PLL phase shift	-	-	-	±50	ps
		• •				continued

⁽⁵³⁾ The VCO frequency reported by the Intel Quartus Prime software takes into consideration the VCO post-scale counter κ value. Therefore, if the counter κ has a value of 2, the frequency reported can be lower than the f_{VCO} specification.

 $^{^{(54)}}$ This specification is limited by the lower of the two: I/O f_{MAX} or F_{OUT} of the PLL.

⁽⁵⁵⁾ High bandwidth PLL settings are not supported in external feedback mode.

CV-51002 | 2018.05.07



Memory	Mode	Resources Used			Unit		
		ALUTs	Memory	-C6	-C7, -I7	-C8, -A7	
	ROM, all supported width	0	1	420	350	300	MHz
M10K Block	Single-port, all supported widths	0	1	315	275	240	MHz
	Simple dual-port, all supported widths	0	1	315	275	240	MHz
	Simple dual-port with the read-during-write option set to Old Data , all supported widths	0	1	275	240	180	MHz
	True dual port, all supported widths	0	1	315	275	240	MHz
	ROM, all supported widths	0	1	315	275	240	MHz

Periphery Performance

This section describes the periphery performance, high-speed I/O, and external memory interface.

Actual achievable frequency depends on design and system specific factors. Ensure proper timing closure in your design and perform HSPICE/IBIS simulations based on your specific design and system setup to determine the maximum achievable frequency in your system.



Symbol	Condition		-C6			-C7, -I7			-C8, -A7		Unit
		Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
	SERDES factor J = 1 to 2, uses DDR registers	(65)	-	(66)	(65)	-	(66)	(65)	-	(66)	Mbps
Emulated Differential I/O Standards with Three External Output Resistor Networks- f _{HSDR} (data rate) ⁽⁶⁷⁾	SERDES factor J = 4 to 10	(65)	_	640	(65)	_	640	(65)	_	550	Mbps
Emulated Differential I/O Standards with One External Output Resistor Network - f _{HSDR} (data rate)	SERDES factor J = 4 to 10	(65)	_	170	(65)	_	170	(65)	_	170	Mbps
t _{x Jitter} -True Differential I/O Standards ⁽⁶⁷⁾	Total Jitterfor Data Rate, 600 Mbps – 840 Mbps	_	_	350	_	_	380	_	_	500	ps
	Total Jitter for Data Rate < 600Mbps	_	-	0.21	_	-	0.23	-	_	0.30	UI
t _{x Jitter} -Emulated Differential I/O Standards with Three External Output Resistor Networks	Total Jitter for Data Rate < 640Mbps	_	_	500	_	-	500	_	_	500	ps
t _{x Jitter} -Emulated Differential I/O Standards with One External Output Resistor Network	Total Jitter for Data Rate < 640Mbps	_	-	0.15	_	-	0.15	-	_	0.15	UI
t _{duty}	TX output clock duty cycle for both True and	45	50	55	45	50	55	45	50	55	%
	•	•								cont	inued

⁽⁶⁶⁾ The maximum ideal data rate is the SERDES factor (J) × PLL max output frequency (f_{out}), provided you can close the design timing and the signal integrity simulation is clean. You can estimate the achievable maximum data rate by performing link timing closure analysis. You must consider the board skew margin, transmitter delay margin, and receiver sampling margin to determine the maximum data rate supported.

⁽⁶⁷⁾ You must calculate the leftover timing margin in the receiver by performing link timing closure analysis. You must consider the board skew margin, transmitter channel-to-channel skew, and receiver sampling margin to determine the leftover timing margin.



OCT Calibration Block Specifications

Table 38. OCT Calibration Block Specifications for Cyclone V Devices

Symbol	Description	Min	Тур	Max	Unit
OCTUSRCLK	Clock required by OCT calibration blocks	_	_	20	MHz
T _{OCTCAL}	Number of <code>OCTUSRCLK</code> clock cycles required for R_S <code>OCT/R_T</code> OCT calibration	_	1000	_	Cycles
T _{OCTSHIFT}	Number of OCTUSRCLK clock cycles required for OCT code to shift out	_	32	_	Cycles
T _{RS_RT}	Time required between the ${\tt dyn_term_ctrl}$ and oe signal transitions in a bidirectional I/O buffer to dynamically switch between ${\tt R}_S$ OCT and ${\tt R}_T$ OCT	_	2.5	_	ns

Figure 5. Timing Diagram for oe and dyn_term_ctrl Signals





HPS PLL Specifications

HPS PLL VCO Frequency Range

Table 41. HPS PLL VCO Frequency Range for Cyclone V Devices

Description	Speed Grade	Minimum	Maximum	Unit
VCO range	-C7, -I7, -A7, -C8	320	1,600	MHz
	-C6	320	1,850	MHz

HPS PLL Input Clock Range

The HPS PLL input clock range is 10 – 50 MHz. This clock range applies to both HPS_CLK1 and HPS_CLK2 inputs.

Related Information

Clock Select, Booting and Configuration chapter

Provides more information about the clock range for different values of clock select (CSEL).

HPS PLL Input Jitter

Use the following equation to determine the maximum input jitter (peak-to-peak) the HPS PLLs can tolerate. The divide value (N) is the value programmed into the denominator field of the VCO register for each PLL. The PLL input reference clock is divided by this value. The range of the denominator is 1 to 64.

Maximum input jitter = Input clock period \times Divide value (N) \times 0.02

Table 42. Examples of Maximum Input Jitter

Input Reference Clock Period	Divide Value (N)	Maximum Jitter	Unit
40 ns	1	0.8	ns
40 ns	2	1.6	ns
40 ns	4	3.2	ns



POR Specifications

Table 55. Fast and Standard POR Delay Specification for Cyclone V Devices

POR Delay	Minimum	Maximum	Unit
Fast	4	12 ⁽⁷⁴⁾	ms
Standard	100	300	ms

Related Information

MSEL Pin Settings

Provides more information about POR delay based on MSEL pin settings for each configuration scheme.

FPGA JTAG Configuration Timing

Table 56. FPGA JTAG Timing Parameters and Values for Cyclone V Devices

Symbol	Description	Min	Max	Unit
t _{JCP}	TCK clock period	30, 167 ⁽⁷⁵⁾	_	ns
t _{JCH}	TCK clock high time	14	—	ns
t _{JCL}	TCK clock low time	14	_	ns
t _{JPSU (TDI)}	TDI JTAG port setup time	1	—	ns
t _{JPSU (TMS)}	TMS JTAG port setup time	3	-	ns
t _{JPH}	JTAG port hold time	5	_	ns
	•			continued

⁽⁷⁴⁾ The maximum pulse width of the fast POR delay is 12 ms, providing enough time for the PCIe hard IP to initialize after the POR trip.

⁽⁷⁵⁾ The minimum TCK clock period is 167 ns if V_{CCBAT} is within the range 1.2 V – 1.5 V when you perform the volatile key programming.



Variant	Member Code	Configuration .rbf Size (bits)	IOCSR .rbf Size (bits)	Recommended EPCQ Serial Configuration Device ⁽⁹⁴⁾
	A4	33,958,560	322,072	EPCQ128
	A5	56,057,632	324,888	EPCQ128
	A6	56,057,632	324,888	EPCQ128
Cyclone V SX	C2	33,958,560	322,072	EPCQ128
	C4	33,958,560	322,072	EPCQ128
	C5	56,057,632	324,888	EPCQ128
	C6	56,057,632	324,888	EPCQ128
Cyclone V ST	D5	56,057,632	324,888	EPCQ128
	D6	56,057,632	324,888	EPCQ128

Minimum Configuration Time Estimation

Table 65. Minimum Configuration Time Estimation for Cyclone V Devices

The estimated values are based on the configuration .rbf sizes in Uncompressed .rbf Sizes for Cyclone V Devices table.

Variant	Member Code	Active Serial ⁽⁹⁶⁾				Fast Passive Par	allel ⁽⁹⁷⁾
		Width	DCLK (MHz)	Minimum Configuration Time (ms)	Width	DCLK (MHz)	Minimum Configuration Time (ms)
Cyclone V E	A2	4	100	53	16	125	11
	A4	4	100	53	16	125	11
	A5	4	100	85	16	125	17
	A7	4	100	140	16	125	28
		•	•		•	•	continued

⁽⁹⁴⁾ The recommended EPCQ serial configuration devices are able to store more than one image.

- ⁽⁹⁶⁾ DCLK frequency of 100 MHz using external CLKUSR.
- ⁽⁹⁷⁾ Maximum FPGA FPP bandwidth may exceed bandwidth available from some external storage or control logic.



Document Revision History for Cyclone V Device Datasheet

Document Version	Changes
2018.05.07	 Added description about the low-power option ("L" suffix) for Cyclone V SE and SX devices. Added the <i>Cyclone V Devices Overshoot Duration</i> diagram. Removed the description on SD/MMC interface calibration support in the <i>Secure Digital (SD)/MultiMediaCard (MMC) Timing Requirements for Cyclone V Devices</i> table. This feature is currently supported in the preloader. Removed the note to Cyclone V SE A2 and A4 devices, and Cyclone V SX C2 and C4 devices in the <i>Uncompressed .rbf Sizes for Cyclone V Devices</i> table. These devices are currently supported in the Intel Quartus Prime software. Removed PowerPlay text from tool name. Updated the IP name from ALTREMOTE_UPDATE to Remote Update Intel FPGA IP. Rebranded as Intel. Added the Low Power Variants table and the estimating power consumption steps to the "Cyclone V Device Datasheet" Overview section. Updated the minimum value for t_{DH} to 2.5 for -6 speed grade/2.9 for -7 and -8 speed grade.

Date	Version	Changes
December 2016	2016.12.09	 Updated V_{ICM} (AC coupled) specifications for 1.5 V PCML in Receiver Specifications for Cyclone V GX, GT, SX, and ST Devices table. Added maximum specification for T_d in Management Data Input/Output (MDIO) Timing Requirements for Cyclone V Devices table. Updated T_{init} specifications in the following tables: FPP Timing Parameters When DCLK-to-DATA[] Ratio is 1 for Cyclone V Devices FPP Timing Parameters When DCLK-to-DATA[] Ratio is >1 for Cyclone V Devices AS Timing Parameters for AS ×1 and ×4 Configurations in Cyclone V Devices PS Timing Parameters for Cyclone V Devices
June 2016	2016.06.10	 Changed pin capacitance to maximum values. Updated SPI Master Timing Requirements for Cyclone V Devices table. Added T_{su} and T_h specifications. Removed T_{dinmax} specifications. Updated SPI Master Timing Diagram. Updated T_{clk} spec from maximum to minimum in I²C Timing Requirements for Cyclone V Devices table.
		continued



Date	Version	Changes
January 2015	2015.01.23	Updated the transceiver specification for Cyclone V ST from 5 Gbps to 6.144 Gbps. Updated the note in the following tables:
		 Transceiver Power Supply Operating Conditions for Cyclone V GX, GT, SX, and ST Devices
		 Transceiver Specifications for Cyclone V GX, GT, SX, and ST Devices
		 Transceiver Compliance Specification for All Supported Protocol for Cyclone V Devices
		 Updated the description for V_{CC_AUX_SHARED} to "HPS auxiliary power supply". Added a note to state that V_{CC_AUX_SHARED} must be powered by the same source as VCC_AUX for Cyclone V SX C5, C6, D5, and D6 devices, and Cyclone V SE A5 and A6 devices. Updated in the following tables:
		 Absolute Maximum Ratings for Cyclone V Devices
		 — HPS Power Supply Operating Conditions for Cyclone V SE, SX, and ST Devices
		Added statement in I/O Standard Specifications: You must perform timing closure analysis to determine the maximum achievable frequency for general purpose I/O standards.
		• Updated the conditions for transceiver reference clock rise time and fall time: Measure at ±60 mV of differential signal. Added a note to the conditions: REFCLK performance requires to meet transmitter REFCLK phase noise specification.
		• Updated f _{VCO} maximum value from 1400 MHz to 1600 MHz for -C7 and -I7 speed grades in the PLL specifications table.
		Updated the description in Periphery Performance Specifications to mention that proper timing closure is required in design.
		Added the following notes in the High-Speed I/O Specifications for Cyclone V Devices table:
		 The Cyclone V devices support true RSDS output standard with data rates of up to 230 Mbps using true LVDS output buffer types on all I/O banks.
		 The Cyclone V devices support true mini-LVDS output standard with data rates of up to 340 Mbps using true LVDS output buffer types on all I/O banks.
		• Updated HPS Clock Performance main_base_clk specifications from 462 MHz to 400 MHz for -C6 speed grade.
		• Updated HPS PLL VCO maximum frequency to 1,600 MHz (for -C7, -I7, -A7, and -C8 speed grades) and 1,850 MHz (for - C6 speed grade).
		Changed the symbol for HPS PLL input jitter divide value from NR to N.
		• Removed "Slave select pulse width (Texas Instruments SSP mode)" parameter from the following tables:
		 SPI Master Timing Requirements for Cyclone V Devices
		 — SPI Slave Timing Requirements for Cyclone V Devices
		• Added descriptions to USB Timing Characteristics section in HPS Specifications: PHYs that support LPM mode may not function properly with the USB controller due to a timing issue. It is recommended that designers use the MicroChip USB3300 PHY device that has been proven to be successful on the development board.
		Added HPS JTAG timing specifications.
		• Updated the configuration .rbf size (bits) for Cyclone V devices.
		Added a note to Uncompressed .rbf Sizes for Cyclone V Devices table: The recommended EPCQ serial configuration devices are able to store more than one image.
	1	continued



Date	Version	Changes
July 2014	3.9	 Added a note in Table 3, Table 4, and Table 5: The power supply value describes the budget for the DC (static) power supply tolerance and does not include the dynamic tolerance requirements. Refer to the PDN tool for the additional budget for the dynamic tolerance requirements. Added a note in Table 19: Differential inputs are powered by V_{CCPD} which requires 2.5 V. Updated "Minimum differential eye opening at the receiver serial input pins" specification in Table 20. Updated h2f_user2_clk specification for -C6, -C7, and -I7 speed grades in Table 34. Updated description in "HPS PLL Specifications" section. Updated VCO range maximum specification in Table 35. Updated T_d and T_h specifications in Table 41. Added T_h specification in Table 43 and Figure 10.
		 Updated a note in Figure 17, Figure 18, and Figure 20 as follows: Do not leave DCLK floating after configuration. DCLK is ignored after configuration is complete. It can toggle high or low if required. Removed "Remote update only in AS mode" specification in Table 54. Added DCLK device initialization clock source specification in Table 56. Added description in "Configuration Files" section: The IOCSR .rbf size is specifically for the Configuration via Protocol (CvP) feature. Added "Recommended EPCQ Serial Configuration Device" values in Table 57. Removed f_{MAX_RU_CLK} specification in Table 59.
February 2014	3.8	 Updated V_{CCRSTCLK_HPS} maximum specification in Table 1. Added V_{CC_AUX_SHARED} specification in Table 1.
December 2013	3.7	 Updated Table 1, Table 3, Table 19, Table 20, Table 23, Table 25, Table 27, Table 34, Table 44, Table 51, Table 52, Table 55, and Table 61. Removed Preliminary tags for Table 1, Table 2, Table 3, Table 4, Table 5, Table 6, Table 7, Table 9, Table 12, Table 13, Table 14, Table 15, Table 16, Table 17, Table 18, Table 19, Table 20, Table 24, Table 25, Table 26, Table 27, Table 28, Table 32, Table 33, Table 49, Table 50, Table 51, Table 52, Table 53, Table 54, Table 55, Table 57, Table 58, Table 59, Table 60, and Table 62.
November 2013	3.6	Updated Table 23, Table 30, and Table 31.
October 2013	3.5	 Added "HPS PLL Specifications". Added Table 23, Table 35, and Table 36. Updated Table 1, Table 5, Table 11, Table 19, Table 20, Table 21, Table 22, Table 25, Table 28, Table 34, Table 37, Table 38, Table 39, Table 40, Table 41, Table 42, Table 43, Table 44, Table 45, Table 46, Table 47, and Table 53. Updated Figure 1, Figure 2, Figure 4, Figure 10, Figure 12, Figure 13, and Figure 16. Removed table: GPIO Pulse Width for Cyclone V Devices.



Date	Version	Changes
February 2012	1.2	 Added automotive speed grade information. Added Figure 2-1. Updated Table 2-3, Table 2-8, Table 2-9, Table 2-19, Table 2-20, Table 2-21, Table 2-22, Table 2-23, Table 2-24, Table 2-25, Table 2-26, Table 2-27, Table 2-28, Table 2-30, Table 2-35, and Table 2-43. Minor text edits.
November 2011	1.1	 Added Table 2–5. Updated Table 2–3, Table 2–4, Table 2–11, Table 2–13, Table 2–20, and Table 2–21.
October 2011	1.0	Initial release.