



Welcome to **E-XFL.COM** 

**Embedded - System On Chip (SoC):** The Heart of Modern Embedded Systems

Embedded - System On Chip (SoC) refers to an integrated circuit that consolidates all the essential components of a computer system into a single chip. This includes a microprocessor, memory, and other peripherals, all packed into one compact and efficient package. SoCs are designed to provide a complete computing solution, optimizing both space and power consumption, making them ideal for a wide range of embedded applications.

What are **Embedded - System On Chip (SoC)?** 

**System On Chip (SoC)** integrates multiple functions of a computer or electronic system onto a single chip. Unlike traditional multi-chip solutions. SoCs combine a central

Details	
Product Status	Active
Architecture	MCU, FPGA
Core Processor	Dual ARM® Cortex®-A9 MPCore™ with CoreSight™
Flash Size	-
RAM Size	64KB
Peripherals	DMA, POR, WDT
Connectivity	CANbus, EBI/EMI, Ethernet, I <sup>2</sup> C, MMC/SD/SDIO, SPI, UART/USART, USB OTG
Speed	800MHz
Primary Attributes	FPGA - 85K Logic Elements
Operating Temperature	-40°C ~ 100°C (TJ)
Package / Case	896-BGA
Supplier Device Package	896-FBGA (31x31)
Purchase URL	https://www.e-xfl.com/product-detail/intel/5cstfd5d5f31i7n

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Table 2. Absolute Maximum Ratings for Cyclone V Devices

Symbol	Description	Minimum	Maximum	Unit
V <sub>CC</sub>	Core voltage and periphery circuitry power supply	-0.5	1.43	V
V <sub>CCPGM</sub>	Configuration pins power supply	-0.5	3.90	V
V <sub>CC_AUX</sub>	Auxiliary supply	-0.5	3.25	V
V <sub>CCBAT</sub>	Battery back-up power supply for design security volatile key register	-0.5	3.90	V
V <sub>CCPD</sub>	I/O pre-driver power supply	-0.5	3.90	V
V <sub>CCIO</sub>	I/O power supply	-0.5	3.90	V
V <sub>CCA_FPLL</sub>	Phase-locked loop (PLL) analog power supply	-0.5	3.25	V
V <sub>CCH_GXB</sub>	Transceiver high voltage power	-0.5	3.25	V
V <sub>CCE_GXB</sub>	Transceiver power	-0.5	1.50	V
V <sub>CCL_GXB</sub>	Transceiver clock network power	-0.5	1.50	V
V <sub>I</sub>	DC input voltage	-0.5	3.80	V
V <sub>CC_HPS</sub>	HPS core voltage and periphery circuitry power supply	-0.5	1.43	V
V <sub>CCPD_HPS</sub>	HPS I/O pre-driver power supply	-0.5	3.90	V
V <sub>CCIO_HPS</sub>	HPS I/O power supply	-0.5	3.90	V
V <sub>CCRSTCLK_HPS</sub>	HPS reset and clock input pins power supply	-0.5	3.90	V
V <sub>CCPLL_HPS</sub>	HPS PLL analog power supply	-0.5	3.25	V
V <sub>CC_AUX_SHARED</sub> (1)	HPS auxiliary power supply	-0.5	3.25	V
I <sub>OUT</sub>	DC output current per pin	-25	40	mA
Т	Operating junction temperature	-55	125	°C
T <sub>STG</sub>	Storage temperature (no bias)	-65	150	°C

 $<sup>^{(1)}</sup>$  V<sub>CC\_AUX\_SHARED</sub> must be powered by the same source as V<sub>CC\_AUX</sub> for Cyclone V SX C5, C6, D5, and D6 devices, and Cyclone V SE A5 and A6 devices.



## I/O Pin Leakage Current

Table 7. I/O Pin Leakage Current for Cyclone V Devices

Symbol	Description	Condition	Min	Тур	Max	Unit
II	Input pin	$V_{\rm I} = 0 \text{ V to V}_{\rm CCIOMAX}$	-30	_	30	μΑ
I <sub>OZ</sub>	Tri-stated I/O pin	V <sub>O</sub> = 0 V to V <sub>CCIOMAX</sub>	-30	_	30	μΑ

## **Bus Hold Specifications**

## **Table 8.** Bus Hold Parameters for Cyclone V Devices

The bus-hold trip points are based on calculated input voltages from the JEDEC standard.

Parameter	Symbol	Condition						V <sub>CCIO</sub>	, (V)						Unit
			1.2 1.5			1.8 2.5			3.	.0	3.3				
			Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
Bus-hold, low, sustaining current	I <sub>SUSL</sub>	V <sub>IN</sub> > V <sub>IL</sub> (max)	8	_	12	_	30	_	50	_	70	_	70	_	μА
Bus-hold, high, sustaining current	I <sub>SUSH</sub>	V <sub>IN</sub> < V <sub>IH</sub> (min)	-8	_	-12	_	-30	_	-50	_	-70	_	-70	_	μА
Bus-hold, low, overdrive current	I <sub>ODL</sub>	0 V < V <sub>IN</sub> < V <sub>CCIO</sub>	_	125	_	175	_	200	_	300	_	500	_	500	μА
Bus-hold, high, overdrive current	I <sub>ODH</sub>	0 V <v<sub>IN <v<sub>CCIO</v<sub></v<sub>	_	-125	_	-175	_	-200	_	-300	_	-500	_	-500	μА
Bus-hold trip point	V <sub>TRIP</sub>	_	0.3	0.9	0.375	1.125	0.68	1.07	0.7	1.7	0.8	2	0.8	2	V

## **OCT Calibration Accuracy Specifications**

If you enable on-chip termination (OCT) calibration, calibration is automatically performed at power up for I/Os connected to the calibration block.



## **Single-Ended I/O Standards**

Table 15. Single-Ended I/O Standards for Cyclone V Devices

I/O Standard		V <sub>CCIO</sub> (V)		\	/ <sub>IL</sub> (V)	V <sub>IH</sub>	(V)	V <sub>OL</sub> (V)	V <sub>OH</sub> (V)	I <sub>OL</sub> (18)	I <sub>OH</sub> <sup>(18)</sup>
	Min	Тур	Max	Min	Max	Min	Max	Max	Min	(mA)	(mA)
3.3-V LVTTL	3.135	3.3	3.465	-0.3	0.8	1.7	3.6	0.45	2.4	4	-4
3.3-V LVCMOS	3.135	3.3	3.465	-0.3	0.8	1.7	3.6	0.2	V <sub>CCIO</sub> - 0.2	2	-2
3.0-V LVTTL	2.85	3	3.15	-0.3	0.8	1.7	3.6	0.4	2.4	2	-2
3.0-V LVCMOS	2.85	3	3.15	-0.3	0.8	1.7	3.6	0.2	V <sub>CCIO</sub> - 0.2	0.1	-0.1
3.0-V PCI*	2.85	3	3.15	_	0.3 × V <sub>CCIO</sub>	0.5 × V <sub>CCIO</sub>	V <sub>CCIO</sub> + 0.3	0.1 × V <sub>CCIO</sub>	0.9 × V <sub>CCIO</sub>	1.5	-0.5
3.0-V PCI-X	2.85	3	3.15	_	0.35 × V <sub>CCIO</sub>	0.5 × V <sub>CCIO</sub>	V <sub>CCIO</sub> + 0.3	0.1 × V <sub>CCIO</sub>	0.9 × V <sub>CCIO</sub>	1.5	-0.5
2.5 V	2.375	2.5	2.625	-0.3	0.7	1.7	3.6	0.4	2	1	-1
1.8 V	1.71	1.8	1.89	-0.3	0.35 × V <sub>CCIO</sub>	0.65 × V <sub>CCIO</sub>	V <sub>CCIO</sub> + 0.3	0.45	V <sub>CCIO</sub> - 0.45	2	-2
1.5 V	1.425	1.5	1.575	-0.3	0.35 × V <sub>CCIO</sub>	0.65 × V <sub>CCIO</sub>	V <sub>CCIO</sub> + 0.3	0.25 × V <sub>CCIO</sub>	0.75 × V <sub>CCIO</sub>	2	-2
1.2 V	1.14	1.2	1.26	-0.3	0.35 × V <sub>CCIO</sub>	0.65 × V <sub>CCIO</sub>	V <sub>CCIO</sub> + 0.3	0.25 × V <sub>CCIO</sub>	0.75 × V <sub>CCIO</sub>	2	-2

## Single-Ended SSTL, HSTL, and HSUL I/O Reference Voltage Specifications

Table 16. Single-Ended SSTL, HSTL, and HSUL I/O Reference Voltage Specifications for Cyclone V Devices

I/O Standard		V <sub>CCIO</sub> (V)		V <sub>REF</sub> (V)			V <sub>π</sub> (V)					
	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max			
SSTL-2 Class I, II	2.375	2.5	2.625	0.49 × V <sub>CCIO</sub>	0.5 × V <sub>CCIO</sub>	0.51 × V <sub>CCIO</sub>	V <sub>REF</sub> - 0.04	V <sub>REF</sub>	V <sub>REF</sub> + 0.04			
SSTL-18 Class I, II	1.71	1.8	1.89	0.833	0.9	0.969	V <sub>REF</sub> - 0.04	V <sub>REF</sub>	V <sub>REF</sub> + 0.04			
		'							continued			

To meet the  $I_{OL}$  and  $I_{OH}$  specifications, you must set the current strength settings accordingly. For example, to meet the 3.3-V LVTTL specification (4 mA), you should set the current strength settings to 4 mA. Setting at lower current strength may not meet the  $I_{OL}$  and  $I_{OH}$  specifications in the datasheet.



I/O Standard	,	V <sub>CCIO</sub> (V)			V <sub>ID</sub> (mV) <sup>(21)</sup>			V <sub>ICM(DC)</sub> (V)		V	OD (V)(22	2)	Voc	<sub>M</sub> (V) <sup>(22)</sup>	(23)
	Min	Тур	Max	Min	Condition	Max	Min	Condition	Max	Min	Тур	Max	Min	Тур	Max
LVPECL <sup>(29)</sup>	_	_	_	300	_	_	0.60	D <sub>MAX</sub> ≤ 700 Mbps	1.80	_	_	_	_	_	_
							1.00	D <sub>MAX</sub> > 700 Mbps	1.60						
SLVS	2.375	2.5	2.625	100	V <sub>CM</sub> = 1.25 V	_	0.05	_	1.80	_	_	_	_	_	_
Sub-LVDS	2.375	2.5	2.625	100	V <sub>CM</sub> = 1.25 V	_	0.05	_	1.80	_	_	_	_	_	_
HiSpi	2.375	2.5	2.625	100	V <sub>CM</sub> = 1.25 V	_	0.05	_	1.80	_	_	_	_	_	_

### **Related Information**

- AN522: Implementing Bus LVDS Interface in Supported Intel Device Families Provides more information about BLVDS interface support in Intel devices.
- Transceiver Specifications for Cyclone V GX, GT, SX, and ST Devices on page 25
  Provides the specifications for transmitter, receiver, and reference clock I/O pin.

## **Switching Characteristics**

This section provides performance characteristics of Cyclone V core and periphery blocks.

 $<sup>^{(21)}\,</sup>$  The minimum  $V_{ID}$  value is applicable over the entire common mode range,  $V_{CM}.$ 

 $<sup>^{(22)}</sup>$   $R_L$  range:  $90 \le R_L \le 110~\Omega.$ 

<sup>(23)</sup> This applies to default pre-emphasis setting only.

<sup>(29)</sup> For optimized LVPECL receiver performance, the receiver voltage input range must be within 0.85 V to 1.75 V for data rate above 700 Mbps and 0.45 V to 1.95 V for data rate below 700 Mbps.



Symbol/Description	Condition	Transceiv	er Speed G	rade 5 <sup>(30)</sup>	Transce	iver Speed	Grade 6	Transce	iver Speed	Grade 7	Unit
		Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
V <sub>ICM</sub> (AC coupled)	_	V <sub>CCE</sub> _	<sub>GXBL</sub> supply <sup>(</sup>	34)(35)	Vo	CCE_GXBL supp	oly	Vo	CCE_GXBL SUP	oly	V
V <sub>ICM</sub> (DC coupled)	HCSL I/O standard for the PCIe reference clock	250	_	550	250	_	550	250	_	550	mV
Transmitter REFCLK phase	10 Hz	_	_	-50	_	_	-50	_	_	-50	dBc/Hz
noise <sup>(36)</sup>	100 Hz	_	_	-80	_	_	-80	_	-	-80	dBc/Hz
	1 KHz	_	_	-110	_	_	-110	_	_	-110	dBc/Hz
	10 KHz	_	_	-120	_	_	-120	_	_	-120	dBc/Hz
	100 KHz	_	_	-120	_	_	-120	_	_	-120	dBc/Hz
	≥1 MHz	_	_	-130	_	_	-130	_	_	-130	dBc/Hz
R <sub>REF</sub>	_	_	2000 ±1%	_	-	2000 ±1%	_	_	2000 ±1%	_	Ω

<sup>(30)</sup> Transceiver Speed Grade 5 covers specifications for Cyclone V GT and ST devices.

<sup>(34)</sup> Intel recommends increasing the  $V_{CCE\_GXBL}$  and  $V_{CCL\_GXBL}$  typical value from 1.1 V to 1.2 V for Cyclone V GT and ST FPGA systems which require full compliance to the PCIe Gen2 transmit jitter specification. For more information about the maximum full duplex channels recommended in Cyclone V GT and ST devices under this condition, refer to the *Transceiver Protocol Configurations in Cyclone V Devices* chapter.

<sup>(35)</sup> Intel recommends increasing the V<sub>CCE\_GXBL</sub> and V<sub>CCL\_GXBL</sub> typical value from 1.1 V to 1.2 V for full compliance to CPRI transmit jitter specification at 4.9152 Gbps (Cyclone V GT and ST devices) and 6.144 Gbps (Cyclone V GT and ST devices only). For more information about the maximum full duplex channels recommended in Cyclone V GT and ST devices for CPRI 6.144 Gbps, refer to the *Transceiver Protocol Configurations in Cyclone V Devices* chapter.

 $<sup>^{(36)}</sup>$  The transmitter REFCLK phase jitter is 30 ps p-p at bit error rate (BER)  $10^{-12}$ .



Symbol	V <sub>OD</sub> Setting <sup>(48)</sup>	V <sub>OD</sub> Value (mV)	V <sub>OD</sub> Setting <sup>(48)</sup>	V <sub>OD</sub> Value (mV)
	25	500	53	1060
	26	520	54	1080
	27	540	55	1100
	28	560	56	1120
	29	580	57	1140
	30	600	58	1160
	31	620	59	1180
	32	640	60	1200
	33	660		

## **Transmitter Pre-Emphasis Levels**

The following table lists the simulation data on the transmitter pre-emphasis levels in dB for the first post tap under the following conditions:

- Low-frequency data pattern—five 1s and five 0s
- Data rate—2.5 Gbps

The levels listed are a representation of possible pre-emphasis levels under the specified conditions only and the pre-emphasis levels may change with data pattern and data rate.

Cyclone V devices only support 1st post tap pre-emphasis with the following conditions:

- The 1st post tap pre-emphasis settings must satisfy  $|B| + |C| \le 60$  where  $|B| = V_{OD}$  setting with termination value,  $R_{TERM} = 100 \Omega$  and |C| = 1st post tap pre-emphasis setting.
- |B| |C| > 5 for data rates < 5 Gbps and |B| |C| > 8.25 for data rates > 5 Gbps.
- $(V_{MAX}/V_{MIN} 1)\% < 600\%$ , where  $V_{MAX} = |B| + |C|$  and  $V_{MIN} = |B| |C|$ .

<sup>(48)</sup> Convert these values to their binary equivalent form if you are using the dynamic reconfiguration mode for PMA analog controls.



## **Transceiver Compliance Specification**

The following table lists the physical medium attachment (PMA) specification compliance of all supported protocol for Cyclone V GX, GT, SX, and ST devices. For more information about the protocol parameter details and compliance specifications, contact your Intel Sales Representative.

Table 29. Transceiver Compliance Specification for All Supported Protocol for Cyclone V GX, GT, SX, and ST Devices

Protocol	Sub-protocol	Data Rate (Mbps)
PCIe	PCIe Gen1	2,500
	PCIe Gen2 <sup>(50)</sup>	5,000
	PCIe Cable	2,500
XAUI	XAUI 2135	3,125
Serial RapidIO® (SRIO)	SRIO 1250 SR	1,250
	SRIO 1250 LR	1,250
	SRIO 2500 SR	2,500
	SRIO 2500 LR	2,500
	SRIO 3125 SR	3,125
	SRIO 3125 LR	3,125
	SRIO 5000 SR	5,000
	SRIO 5000 MR	5,000
	SRIO 5000 LR	5,000
Common Public Radio Interface (CPRI)	CPRI E6LV	614.4
	CPRI E6HV	614.4
	CPRI E6LVII	614.4
		continued

<sup>(50)</sup> For PCIe Gen2 sub-protocol, Intel recommends increasing the V<sub>CCE\_GXBL</sub> and V<sub>CCL\_GXBL</sub> typical value from 1.1 V to 1.2 V for Cyclone V GT and ST FPGA systems which ensure full compliance to the PCIe Gen2 transmit jitter specification. For more information about the maximum full duplex channels recommended in Cyclone V GT and ST devices under this condition, refer to the *Transceiver Protocol Configurations in Cyclone V Devices* chapter.

### Cyclone V Device Datasheet



Symbol	Parameter	Condition	Min	Тур	Max	Unit
		-C8, -A7 speed grades	600	_	1300	MHz
t <sub>EINDUTY</sub>	Input clock or external feedback clock input duty cycle	Г	40	_	60	%
fout	Output frequency for internal global or regional clock	-C6, -C7, -I7 speed grades	_	_	550 <sup>(54)</sup>	MHz
		-C8, -A7 speed grades	_	_	460 <sup>(54)</sup>	MHz
f <sub>OUT_EXT</sub>	Output frequency for external clock output	-C6, -C7, -I7 speed grades	_	_	667 <sup>(54)</sup>	MHz
		-C8, -A7 speed grades	_	_	533 <sup>(54)</sup>	MHz
t <sub>оитриту</sub>	Duty cycle for external clock output (when set to 50%)	_	45	50	55	%
t <sub>FCOMP</sub>	External feedback clock compensation time	_	_	_	10	ns
t <sub>DYCONFIGCLK</sub>	Dynamic configuration clock for mgmt_clk and scanclk	_	_	_	100	MHz
t <sub>LOCK</sub>	Time required to lock from end-of-device configuration or deassertion of areset	_	_	_	1	ms
t <sub>DLOCK</sub>	Time required to lock dynamically (after switchover or reconfiguring any non-post-scale counters/delays)	_	_	_	1	ms
f <sub>CLBW</sub>	PLL closed-loop bandwidth	Low	_	0.3	_	MHz
		Medium	_	1.5	_	MHz
		High <sup>(55)</sup>	_	4	_	MHz
t <sub>PLL_PSERR</sub>	Accuracy of PLL phase shift	_	_	_	±50	ps
				<u>'</u>	<u> </u>	continued

<sup>(53)</sup> The VCO frequency reported by the Intel Quartus Prime software takes into consideration the VCO post-scale counter  $\kappa$  value. Therefore, if the counter  $\kappa$  has a value of 2, the frequency reported can be lower than the  $f_{VCO}$  specification.

 $<sup>^{(54)}</sup>$  This specification is limited by the lower of the two: I/O  $f_{MAX}$  or  $F_{OUT}$  of the PLL.

<sup>(55)</sup> High bandwidth PLL settings are not supported in external feedback mode.

### Cyclone V Device Datasheet

### CV-51002 | 2018.05.07



Memory	Mode	Resourc	es Used		Performance		Unit
		ALUTs	Memory	-C6	-C7, -I7	-C8, -A7	
	ROM, all supported width	0	1	420	350	300	MHz
M10K Block	Single-port, all supported widths	0	1	315	275	240	MHz
	Simple dual-port, all supported widths	0	1	315	275	240	MHz
	Simple dual-port with the <b>read-during-write</b> option set to <b>Old Data</b> , all supported widths	0	1	275	240	180	MHz
	True dual port, all supported widths	0	1	315	275	240	MHz
	ROM, all supported widths	0	1	315	275	240	MHz

## **Periphery Performance**

This section describes the periphery performance, high-speed I/O, and external memory interface.

Actual achievable frequency depends on design and system specific factors. Ensure proper timing closure in your design and perform HSPICE/IBIS simulations based on your specific design and system setup to determine the maximum achievable frequency in your system.




## **Quad SPI Flash Timing Characteristics**

Table 43. Quad Serial Peripheral Interface (SPI) Flash Timing Requirements for Cyclone V Devices

Symbol	Description	Min	Тур	Max	Unit
F <sub>clk</sub>	SCLK_OUT clock frequency (External clock)	_	_	108	MHz
T <sub>qspi_clk</sub>	QSPI_CLK clock period (Internal reference clock)	2.32	_	_	ns
T <sub>dutycycle</sub>	SCLK_OUT duty cycle	45	_	55	%
T <sub>dssfrst</sub>	Output delay QSPI_SS valid before first clock edge	-	1/2 cycle of SCLK_OUT	_	ns
T <sub>dsslst</sub>	Output delay QSPI_SS valid after last clock edge	-1	_	1	ns
T <sub>dio</sub>	I/O data output delay	-1	_	1	ns
T <sub>din_start</sub>	Input data valid start	_	_	$(2 + R_{delay}) \times T_{qspi\_clk} - 7.52$ (68)	ns
T <sub>din_end</sub>	Input data valid end		_	_	ns

Figure 6. Quad SPI Flash Timing Diagram

This timing diagram illustrates clock polarity mode 0 and clock phase mode 0.



 $R_{delay}$  is set by programming the register <code>qspiregs.rddatacap</code>. For the SoC EDS software version 13.1 and later, Intel provides automatic Quad SPI calibration in the preloader. For more information about  $R_{delay}$ , refer to the Quad SPI Flash Controller chapter in the Cyclone V Hard Processor System Technical Reference Manual.



### **Related Information**

Ouad SPI Flash Controller Chapter, Cyclone V Hard Processor System Technical Reference Manual Provides more information about R<sub>delay</sub>.

## **SPI Timing Characteristics**

#### **SPI Master Timing Requirements for Cyclone V Devices** Table 44.


The setup and hold times can be used for Texas Instruments SSP mode and National Semiconductor Microwire mode.

Symbol	Description	Min	Max	Unit
T <sub>clk</sub>	CLK clock period	16.67	16.67 — ns	
T <sub>su</sub>	SPI Master-in slave-out (MISO) setup time	8.35 <sup>(69)</sup>	8.35 <sup>(69)</sup> — ns	
T <sub>h</sub>	SPI MISO hold time	1	_	ns
T <sub>dutycycle</sub>	SPI_CLK duty cycle	45	55	%
T <sub>dssfrst</sub>	Output delay SPI_SS valid before first clock edge	8	_	ns
T <sub>dsslst</sub>	Output delay SPI_SS valid after last clock edge	8	_	ns
T <sub>dio</sub>	Master-out slave-in (MOSI) output delay	-1	1	ns

<sup>(69)</sup> This value is based on rx\_sample\_dly = 1 and spi\_m\_clk = 120 MHz. spi\_m\_clk is the internal clock that is used by SPI Master to derive it's SCLK\_OUT. These timings are based on rx\_sample\_dly of 1. This delay can be adjusted as needed to accommodate slower response times from the slave. Note that a delay of 0 is not allowed. The setup time can be used as a reference starting point. It is very crucial to do a calibration to get the correct rx\_sample\_dly value because each SPI slave device may have different output delay and each application board may have different path delay. For more information about rx sample delay, refer to the SPI Controller chapter in the Hard Processor System Technical Reference Manual.



Figure 8. SPI Slave Timing Diagram




## **Related Information**

SPI Controller, Cyclone V Hard Processor System Technical Reference Manual Provides more information about rx\_sample\_delay.



Figure 14. I<sup>2</sup>C Timing Diagram



## **NAND Timing Characteristics**

## Table 52. NAND ONFI 1.0 Timing Requirements for Cyclone V Devices

The NAND controller supports Open NAND FLASH Interface (ONFI) 1.0 Mode 5 timing as well as legacy NAND devices. This table lists the requirements for ONFI 1.0 mode 5 timing. The HPS NAND controller can meet this timing by programming the C4 output of the main HPS PLL and timing registers provided in the NAND controller.


Symbol	Description	Min	Max	Unit
T <sub>wp</sub> (72)	Write enable pulse width	10	_	ns
T <sub>wh</sub> (72)	Write enable hold time	7	_	ns
T <sub>rp</sub> <sup>(72)</sup>	Read enable pulse width	10	_	ns
T <sub>reh</sub> (72)	Read enable hold time	7	_	ns
T <sub>clesu</sub> (72)	Command latch enable to write enable setup time	10	_	ns
T <sub>cleh</sub> (72)	Command latch enable to write enable hold time	5	_	ns
T <sub>cesu</sub> (72)	Chip enable to write enable setup time	15	_	ns
T <sub>ceh</sub> <sup>(72)</sup>	Chip enable to write enable hold time	5	_	ns
T <sub>alesu</sub> (72)	Address latch enable to write enable setup time	10	_	ns
T <sub>aleh</sub> (72)	Address latch enable to write enable hold time	5	_	ns
T <sub>dsu</sub> <sup>(72)</sup>	Data to write enable setup time	10	_	ns
T <sub>dh</sub> <sup>(72)</sup>	Data to write enable hold time	5	_	ns
		•	•	continued

<sup>(72)</sup> Timing of the NAND interface is controlled through the NAND configuration registers.





Figure 16. NAND Address Latch Timing Diagram





Configuration Scheme	Encryption	Compression	DCLK-to-DATA[] Ratio (r)
	On	Off	2
	Off	On	4
	On	On	4

## **FPP** Configuration Timing when DCLK-to-DATA[] = 1

When you enable decompression or the design security feature, the DCLK-to-DATA[] ratio varies for FPP  $\times 8$  and FPP  $\times 16$ . For the respective DCLK-to-DATA[] ratio, refer to the DCLK-to-DATA[] Ratio for Cyclone V Devices table.

Table 58. FPP Timing Parameters When DCLK-to-DATA[] Ratio is 1 for Cyclone V Devices

Symbol	Parameter	Minimum	Maximum	Unit
t <sub>CF2CD</sub>	nCONFIG low to CONF_DONE low	_	600	ns
t <sub>CF2ST0</sub>	nCONFIG low to nSTATUS low	_	600	ns
t <sub>CFG</sub>	nCONFIG low pulse width	2	_	μs
t <sub>STATUS</sub>	nSTATUS low pulse width	268	1506 <sup>(77)</sup>	μs
t <sub>CF2ST1</sub>	nCONFIG high to nSTATUS high	_	1506 <sup>(78)</sup>	μs
t <sub>CF2CK</sub> <sup>(79)</sup>	nCONFIG high to first rising edge on DCLK	1506	_	μs
t <sub>ST2CK</sub> <sup>(79)</sup>	nSTATUS high to first rising edge of DCLK	2	_	μs
t <sub>DSU</sub>	DATA[] setup time before rising edge on DCLK	5.5	_	ns
t <sub>DH</sub>	DATA[] hold time after rising edge on DCLK	0	_	ns
t <sub>CH</sub>	DCLK high time	0.45 × 1/f <sub>MAX</sub>	_	s
				continued

<sup>(77)</sup> You can obtain this value if you do not delay configuration by extending the nCONFIG or the nSTATUS low pulse width.

 $<sup>^{(78)}</sup>$  You can obtain this value if you do not delay configuration by externally holding the nSTATUS low.

 $<sup>^{(79)}</sup>$  If nSTATUS is monitored, follow the  $t_{ST2CK}$  specification. If nSTATUS is not monitored, follow the  $t_{CF2CK}$  specification.



Symbol	Parameter	Minimum	Maximum	Unit
t <sub>CL</sub>	DCLK low time	0.45 × 1/f <sub>MAX</sub> —		s
t <sub>CLK</sub>	DCLK period	1/f <sub>MAX</sub> —		s
f <sub>MAX</sub>	DCLK frequency (FPP ×8/ ×16)	-	125	MHz
t <sub>CD2UM</sub>	CONF_DONE high to user mode <sup>(80)</sup>	175	437	μs
t <sub>CD2CU</sub>	CONF_DONE high to CLKUSR enabled	4× maximum DCLK period	_	_
t <sub>CD2UMC</sub>	CONF_DONE high to user mode with CLKUSR option on	$t_{CD2CU} + (T_{init} \times CLKUSR period)$	_	_
T <sub>init</sub>	Number of clock cycles required for device initialization	8,576	_	Cycles

### **Related Information**

- FPP Configuration Timing
   Provides the FPP configuration timing waveforms.
- DCLK-to-DATA[] Ratio (r) for FPP Configuration on page 69

## **FPP Configuration Timing when DCLK-to-DATA[] >1**

## Table 59. FPP Timing Parameters When DCLK-to-DATA[] Ratio is >1 for Cyclone V Devices

Use these timing parameters when you use the decompression and design security features.

Symbol	Parameter	Minimum Maximum		Unit
t <sub>CF2CD</sub>	nCONFIG low to CONF_DONE low	<b>–</b> 600		
t <sub>CF2ST0</sub>	nCONFIG low to nSTATUS low	low — 600 ns		ns
t <sub>CFG</sub>	nCONFIG low pulse width	2	_	μs
t <sub>STATUS</sub>	nSTATUS low pulse width	268	1506 <sup>(81)</sup>	μs
t <sub>CF2ST1</sub>	nCONFIG high to nSTATUS high	_	1506 <sup>(82)</sup>	μs
				continued

<sup>(80)</sup> The minimum and maximum numbers apply only if you chose the internal oscillator as the clock source for initializing the device.

 $<sup>^{(81)}</sup>$  This value can be obtained if you do not delay configuration by extending the nCONFIG or nSTATUS low pulse width.



## **Programmable Output Buffer Delay**

## Table 69. Programmable Output Buffer Delay for Cyclone V Devices

This table lists the delay chain settings that control the rising and falling edge delays of the output buffer.

You can set the programmable output buffer delay in the Intel Quartus Prime software by setting the **Output Buffer Delay Control** assignment to either positive, negative, or both edges, with the specific values stated here (in ps) for the **Output Buffer Delay** assignment.

Symbol Parameter		Typical	Unit
D <sub>OUTBUF</sub>	Rising and/or falling edge delay	0 (default)	ps
		50	ps
		100	ps
		150	ps

## **Glossary**


## Table 70. Glossary

Term	Definition
Differential I/O standards	Receiver Input Waveforms
	continued



Term	Definition
	Single-Ended Waveform $V_{0D}$ Positive Channel (p) = $V_{0H}$ Negative Channel (n) = $V_{0L}$ Ground
	Differential Waveform
f <sub>HSCLK</sub>	Left/right PLL input clock frequency.
f <sub>HSDR</sub>	High-speed I/O block—Maximum/minimum LVDS data transfer rate (f <sub>HSDR</sub> =1/TUI).
J	High-speed I/O block—Deserialization factor (width of parallel data bus).
JTAG timing specifications	JTAG Timing Specifications
	continued







# **Document Revision History for Cyclone V Device Datasheet**

Document Version	Changes
2018.05.07	<ul> <li>Added description about the low-power option ("L" suffix) for Cyclone V SE and SX devices.</li> <li>Added the Cyclone V Devices Overshoot Duration diagram.</li> <li>Removed the description on SD/MMC interface calibration support in the Secure Digital (SD)/MultiMediaCard (MMC) Timing Requirements for Cyclone V Devices table. This feature is currently supported in the preloader.</li> <li>Removed the note to Cyclone V SE A2 and A4 devices, and Cyclone V SX C2 and C4 devices in the Uncompressed .rbf Sizes for Cyclone V Devices table. These devices are currently supported in the Intel Quartus Prime software.</li> <li>Removed PowerPlay text from tool name.</li> <li>Updated the IP name from ALTREMOTE_UPDATE to Remote Update Intel FPGA IP.</li> <li>Rebranded as Intel.</li> <li>Added the Low Power Variants table and the estimating power consumption steps to the "Cyclone V Device Datasheet" Overview section.</li> <li>Updated the minimum value for t<sub>DH</sub> to 2.5 for -6 speed grade/2.9 for -7 and -8 speed grade.</li> </ul>

Date	Version	Changes
December 2016	2016.12.09	<ul> <li>Updated V<sub>ICM</sub> (AC coupled) specifications for 1.5 V PCML in Receiver Specifications for Cyclone V GX, GT, SX, and ST Devices table.</li> <li>Added maximum specification for T<sub>d</sub> in Management Data Input/Output (MDIO) Timing Requirements for Cyclone V Devices table.</li> <li>Updated T<sub>init</sub> specifications in the following tables:         <ul> <li>FPP Timing Parameters When DCLK-to-DATA[] Ratio is 1 for Cyclone V Devices</li> <li>FPP Timing Parameters When DCLK-to-DATA[] Ratio is &gt;1 for Cyclone V Devices</li> </ul> </li> </ul>
		AS Timing Parameters for AS ×1 and ×4 Configurations in Cyclone V Devices      PS Timing Parameters for Cyclone V Devices
June 2016	2016.06.10	Changed pin capacitance to maximum values.  Updated SPI Master Timing Requirements for Cyclone V Devices table.  — Added T <sub>su</sub> and T <sub>h</sub> specifications.  — Removed T <sub>dinmax</sub> specifications.  Updated SPI Master Timing Diagram.  Updated T <sub>clk</sub> spec from maximum to minimum in I <sup>2</sup> C Timing Requirements for Cyclone V Devices table.