



Welcome to **E-XFL.COM** 

**Embedded - System On Chip (SoC):** The Heart of Modern Embedded Systems

Embedded - System On Chip (SoC) refers to an integrated circuit that consolidates all the essential components of a computer system into a single chip. This includes a microprocessor, memory, and other peripherals, all packed into one compact and efficient package. SoCs are designed to provide a complete computing solution, optimizing both space and power consumption, making them ideal for a wide range of embedded applications.

What are **Embedded - System On Chip (SoC)?** 

**System On Chip (SoC)** integrates multiple functions of a computer or electronic system onto a single chip. Unlike traditional multi-chip solutions. SoCs combine a central

Details	
Product Status	Active
Architecture	MCU, FPGA
Core Processor	Dual ARM® Cortex®-A9 MPCore™ with CoreSight™
Flash Size	-
RAM Size	64KB
Peripherals	DMA, POR, WDT
Connectivity	CANbus, EBI/EMI, Ethernet, I <sup>2</sup> C, MMC/SD/SDIO, SPI, UART/USART, USB OTG
Speed	800MHz
Primary Attributes	FPGA - 110K Logic Elements
Operating Temperature	-40°C ~ 100°C (TJ)
Package / Case	896-BGA
Supplier Device Package	896-FBGA (31x31)
Purchase URL	https://www.e-xfl.com/product-detail/intel/5csxfc6d6f31i7n

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



# **Contents**

clone V Device Datasheet	3
Electrical Characteristics	
Operating Conditions	
Switching Characteristics	24
Transceiver Performance Specifications	25
Core Performance Specifications	40
Periphery Performance	45
HPS Specifications	51
Configuration Specifications	67
POR Specifications	68
FPGA JTAG Configuration Timing	68
FPP Configuration Timing	69
Active Serial (AS) Configuration Timing	73
DCLK Frequency Specification in the AS Configuration Scheme	74
Passive Serial (PS) Configuration Timing	
Initialization	75
Configuration Files	76
Minimum Configuration Time Estimation	
Remote System Upgrades	
User Watchdog Internal Oscillator Frequency Specifications	
I/O Timing	
Programmable IOE Delay	
Programmable Output Buffer Delay	
Glossary	
Document Revision History for Cyclone V Device Datasheet	88



# **Cyclone V Device Datasheet**

This datasheet describes the electrical characteristics, switching characteristics, configuration specifications, and I/O timing for Cyclone® V devices.

Cyclone V devices are offered in commercial and industrial grades. Commercial devices are offered in -C6 (fastest), -C7, and -C8 speed grades. Industrial grade devices are offered in the -I7 speed grade. Automotive devices are offered in the -A7 speed grade.

Cyclone V SoC devices are also offered in a low-power variant, as indicated by the L power option in the device part number. These devices have 30% static power reduction for devices with 25K LE and 40K LE, and 20% static power reduction for devices with 85K LE and 110K LE. Note that the L power option devices are only available in –I7 speed grade, and have the equivalent operating conditions and timing specifications as the standard –I7 speed grade devices.

**Table 1.** Low Power Variants

Density	Ordering Part Number (OPN)	Static Power Reduction
25K LE	5CSEBA2U19I7LN	30%
	5CSEBA2U23I7LN	
	5CSXFC2C6U23I7LN	
40K LE	5CSEBA4U19I7LN	
	5CSEBA4U23I7LN	
	5CSXFC4C6U23I7LN	
85K LE	5CSEBA5U19I7LN	20%
	5CSEBA5U23I7LN	
	5CSXC5C6U23I7LN	
		continued

Intel Corporation. All rights reserved. Intel, the Intel logo, Altera, Arria, Cyclone, Enpirion, MAX, Nios, Quartus and Stratix words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries. Intel warrants performance of its FPGA and semiconductor products to current specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

ISO 9001:2008 Registered



Symbol	Description	Condition	Minimum <sup>(11)</sup>	Typical	Maximum <sup>(11)</sup>	Unit
		1.8 V	1.71	1.8	1.89	V
V <sub>CCPLL_HPS</sub>	HPS PLL analog voltage regulator power supply	_	2.375	2.5	2.625	V
V <sub>CC_AUX_SHARED</sub> (14)	HPS auxiliary power supply	_	2.375	2.5	2.625	V

### **Related Information**

Recommended Operating Conditions on page 8

Provides the steady-state voltage values for the FPGA portion of the device.

### **DC Characteristics**

### **Supply Current and Power Consumption**

Intel offers two ways to estimate power for your design—the Excel-based EPE and the Intel® Quartus® Prime Power Analyzer feature.

Use the Excel-based EPE before you start your design to estimate the supply current for your design. The EPE provides a magnitude estimate of the device power because these currents vary greatly with the resources you use.

The Intel Quartus Prime Power Analyzer provides better quality estimates based on the specifics of the design after you complete place-and-route. The Power Analyzer can apply a combination of user-entered, simulation-derived, and estimated signal activities that, when combined with detailed circuit models, yields very accurate power estimates.

#### **Related Information**

- Early Power Estimator User Guide
   Provides more information about power estimation tools.
- Power Analysis chapter, Intel Quartus Prime Handbook Provides more information about power estimation tools.

<sup>(11)</sup> The power supply value describes the budget for the DC (static) power supply tolerance and does not include the dynamic tolerance requirements. Refer to the PDN tool for the additional budget for the dynamic tolerance requirements.

<sup>(14)</sup> V<sub>CC\_AUX\_SHARED</sub> must be powered by the same source as V<sub>CC\_AUX</sub> for Cyclone V SX C5, C6, D5, and D6 devices, and Cyclone V SE A5 and A6 devices.



- $\Delta V$  is the variation of voltage with respect to the  $V_{CCIO}$  at power up.
- dR/dT is the percentage change of  $R_{SCAL}$  with temperature.
- $\bullet$  dR/dV is the percentage change of R<sub>SCAL</sub> with voltage.

# **OCT Variation after Power-Up Calibration**

### Table 11. OCT Variation after Power-Up Calibration for Cyclone V Devices

This table lists OCT variation with temperature and voltage after power-up calibration. The OCT variation is valid for a  $V_{\text{CCIO}}$  range of  $\pm 5\%$  and a temperature range of  $0^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .

Symbol	Description	V <sub>CCIO</sub> (V)	Value	Unit
dR/dV	OCT variation with voltage without recalibration	3.0	0.100	%/mV
		2.5	0.100	
		1.8	0.100	
		1.5	0.100	
		1.35	0.150	
		1.25	0.150	
		1.2	0.150	
dR/dT	OCT variation with temperature without recalibration	3.0	0.189	%/°C
		2.5	0.208	
		1.8	0.266	
		1.5	0.273	
		1.35	0.200	
		1.25	0.200	
		1.2	0.317	



# **Single-Ended I/O Standards**

Table 15. Single-Ended I/O Standards for Cyclone V Devices

I/O Standard		V <sub>CCIO</sub> (V)		١	/ <sub>IL</sub> (V)	V <sub>IH</sub>	(V)	V <sub>OL</sub> (V)	V <sub>OH</sub> (V)	I <sub>OL</sub> (18)	I <sub>OH</sub> <sup>(18)</sup> (mA)
	Min	Тур	Max	Min	Max	Min	Max	Max	Min	(mA)	
3.3-V LVTTL	3.135	3.3	3.465	-0.3	0.8	1.7	3.6	0.45	2.4	4	-4
3.3-V LVCMOS	3.135	3.3	3.465	-0.3	0.8	1.7	3.6	0.2	V <sub>CCIO</sub> - 0.2	2	-2
3.0-V LVTTL	2.85	3	3.15	-0.3	0.8	1.7	3.6	0.4	2.4	2	-2
3.0-V LVCMOS	2.85	3	3.15	-0.3	0.8	1.7	3.6	0.2	V <sub>CCIO</sub> - 0.2	0.1	-0.1
3.0-V PCI*	2.85	3	3.15	_	0.3 × V <sub>CCIO</sub>	0.5 × V <sub>CCIO</sub>	V <sub>CCIO</sub> + 0.3	0.1 × V <sub>CCIO</sub>	0.9 × V <sub>CCIO</sub>	1.5	-0.5
3.0-V PCI-X	2.85	3	3.15	_	0.35 × V <sub>CCIO</sub>	0.5 × V <sub>CCIO</sub>	V <sub>CCIO</sub> + 0.3	0.1 × V <sub>CCIO</sub>	0.9 × V <sub>CCIO</sub>	1.5	-0.5
2.5 V	2.375	2.5	2.625	-0.3	0.7	1.7	3.6	0.4	2	1	-1
1.8 V	1.71	1.8	1.89	-0.3	0.35 × V <sub>CCIO</sub>	0.65 × V <sub>CCIO</sub>	V <sub>CCIO</sub> + 0.3	0.45	V <sub>CCIO</sub> - 0.45	2	-2
1.5 V	1.425	1.5	1.575	-0.3	0.35 × V <sub>CCIO</sub>	0.65 × V <sub>CCIO</sub>	V <sub>CCIO</sub> + 0.3	0.25 × V <sub>CCIO</sub>	0.75 × V <sub>CCIO</sub>	2	-2
1.2 V	1.14	1.2	1.26	-0.3	0.35 × V <sub>CCIO</sub>	0.65 × V <sub>CCIO</sub>	V <sub>CCIO</sub> + 0.3	0.25 × V <sub>CCIO</sub>	0.75 × V <sub>CCIO</sub>	2	-2

### Single-Ended SSTL, HSTL, and HSUL I/O Reference Voltage Specifications

Table 16. Single-Ended SSTL, HSTL, and HSUL I/O Reference Voltage Specifications for Cyclone V Devices

I/O Standard		$V_{CCIO}(V)$ $V_{REF}(V)$ $V_{TT}(V)$					V <sub>TT</sub> (V)		
	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max
SSTL-2 Class I, II	2.375	2.5	2.625	0.49 × V <sub>CCIO</sub>	0.5 × V <sub>CCIO</sub>	0.51 × V <sub>CCIO</sub>	V <sub>REF</sub> - 0.04	V <sub>REF</sub>	V <sub>REF</sub> + 0.04
SSTL-18 Class I, II	1.71	1.8	1.89	0.833	0.9	0.969	V <sub>REF</sub> - 0.04	V <sub>REF</sub>	V <sub>REF</sub> + 0.04
		'							continued

To meet the  $I_{OL}$  and  $I_{OH}$  specifications, you must set the current strength settings accordingly. For example, to meet the 3.3-V LVTTL specification (4 mA), you should set the current strength settings to 4 mA. Setting at lower current strength may not meet the  $I_{OL}$  and  $I_{OH}$  specifications in the datasheet.



I/O Standard	,	V <sub>CCIO</sub> (V)			V <sub>ID</sub> (mV) <sup>(21)</sup>	$_{D}$ (mV) <sup>(21)</sup> $V_{ICM(DC)}$ (V)			V <sub>OD</sub> (V) <sup>(22)</sup>			V <sub>OCM</sub> (V) <sup>(22)(23)</sup>			
	Min	Тур	Max	Min	Condition	Max	Min	Condition	Max	Min	Тур	Max	Min	Тур	Max
LVPECL <sup>(29)</sup>	_	_	_	300	_	_	0.60	D <sub>MAX</sub> ≤ 700 Mbps	1.80	_	_	_	_	_	_
							1.00	D <sub>MAX</sub> > 700 Mbps	1.60						
SLVS	2.375	2.5	2.625	100	V <sub>CM</sub> = 1.25 V	_	0.05	_	1.80	_	_	_	_	_	_
Sub-LVDS	2.375	2.5	2.625	100	V <sub>CM</sub> = 1.25 V	_	0.05	_	1.80	_	_	_	_	_	_
HiSpi	2.375	2.5	2.625	100	V <sub>CM</sub> = 1.25 V	_	0.05	_	1.80	_	_	_	_	_	_

### **Related Information**

- AN522: Implementing Bus LVDS Interface in Supported Intel Device Families Provides more information about BLVDS interface support in Intel devices.
- Transceiver Specifications for Cyclone V GX, GT, SX, and ST Devices on page 25
  Provides the specifications for transmitter, receiver, and reference clock I/O pin.

# **Switching Characteristics**

This section provides performance characteristics of Cyclone V core and periphery blocks.

 $<sup>^{(21)}\,</sup>$  The minimum  $V_{ID}$  value is applicable over the entire common mode range,  $V_{CM}.$ 

 $<sup>^{(22)}</sup>$   $R_L$  range:  $90 \le R_L \le 110~\Omega.$ 

<sup>(23)</sup> This applies to default pre-emphasis setting only.

<sup>(29)</sup> For optimized LVPECL receiver performance, the receiver voltage input range must be within 0.85 V to 1.75 V for data rate above 700 Mbps and 0.45 V to 1.95 V for data rate below 700 Mbps.

### Cyclone V Device Datasheet



Symbol/Description	Condition	Transceiv	Transceiver Speed Grade 5 <sup>(30)</sup> Transceiver Speed Grade 6 Transceiver Speed Grade 7							Unit	
		Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
Programmable ppm detector <sup>(46)</sup>	_		±62.5, 100, 125, 200, 250, 300, 500, and 1000							ppm	
Run length	_	_	_	200	_	_	200	_	_	200	UI
Programmable equalization AC and DC gain	AC gain setting = 0 to 3 <sup>(47)</sup> DC gain setting = 0 to 1		Refer to CTLE Response at Data Rates > 3.25 Gbps across Supported AC Gain and DC Gain for Cyclone V GX, GT, SX, and ST Devices and CTLE Response at Data Rates $\leq$ 3.25 Gbps across Supported AC Gain and DC Gain for Cyclone V GX, GT, SX, and ST Devices diagrams.								dB

Table 24. Transmitter Specifications for Cyclone V GX, GT, SX, and ST Devices

Symbol/Description	Condition	Transceiv	er Speed G	rade 5 <sup>(30)</sup>	Transce	Transceiver Speed Grade 6			Transceiver Speed Grade 7		
		Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
Supported I/O standards					1.5 V	PCML	•				
Data rate	_	614	_	5000/614 4 <sup>(35)</sup>	614	_	3125	614	_	2500	Mbps
V <sub>OCM</sub> (AC coupled)	_	_	650	_	_	650	_	_	650	_	mV
Differential on-chip	85-Ω setting	_	85	_	_	85	_	_	85	_	Ω
termination resistors	100-Ω setting	_	100	_	_	100	_	_	100	_	Ω
	120-Ω setting	_	120	_	_	120	_	_	120	_	Ω
	150-Ω setting	_	150	_	_	150	_	_	150	_	Ω
		•				•	•			co	ntinued

 $<sup>^{(45)}</sup>$   $t_{LTR\_LTD\_manual}$  is the time the receiver CDR must be kept in lock to reference (LTR) mode after the rx\_is\_lockedtoref signal goes high when the CDR is functioning in the manual mode.

 $<sup>^{(46)}</sup>$  The rate matcher supports only up to  $\pm 300$  parts per million (ppm).

<sup>(47)</sup> The Intel Quartus Prime software allows AC gain setting = 3 for design with data rate between 614 Mbps and 1.25 Gbps only.



Symbol	Parameter	Condition	Min	Тур	Max	Unit
t <sub>ARESET</sub>	Minimum pulse width on the areset signal	_	10	_	_	ns
t <sub>INCCJ</sub> (56)(57)	Input clock cycle-to-cycle jitter	F <sub>REF</sub> ≥ 100 MHz	_	_	0.15	UI (p-p)
		F <sub>REF</sub> < 100 MHz	_	_	±750	ps (p-p)
t <sub>OUTPJ_DC</sub> (58)	Period jitter for dedicated clock output in	F <sub>OUT</sub> ≥ 100 MHz	_	-	300	ps (p-p)
	integer PLL	F <sub>OUT</sub> < 100 MHz	_	_	30	mUI (p-p)
t <sub>FOUTPJ_DC</sub> (58)	Period jitter for dedicated clock output in	F <sub>OUT</sub> ≥ 100 MHz	_	_	425 <sup>(61)</sup> , 300 <sup>(59)</sup>	ps (p-p)
	fractional PLL	F <sub>OUT</sub> < 100 MHz	_	-	42.5 <sup>(61)</sup> , 30 <sup>(59)</sup>	mUI (p-p)
t <sub>OUTCC3_DC</sub> (58)	Cycle-to-cycle jitter for dedicated clock output	F <sub>OUT</sub> ≥ 100 MHz	_	_	300	ps (p-p)
	in integer PLL	F <sub>OUT</sub> < 100 MHz	_	-	30	mUI (p-p)
t <sub>FOUTCC3_DC</sub> (58)	Cycle-to-cycle jitter for dedicated clock output	F <sub>OUT</sub> ≥ 100 MHz	_	_	425 <sup>(61)</sup> , 300 <sup>(59)</sup>	ps (p-p)
	in fractional PLL	F <sub>OUT</sub> < 100 MHz	_	_	42.5 <sup>(61)</sup> , 30 <sup>(59)</sup>	mUI (p-p)
t <sub>OUTPJ_IO</sub> (58)(60)	Period jitter for clock output on a regular I/O	F <sub>OUT</sub> ≥ 100 MHz	_	-	650	ps (p-p)
	in integer PLL	F <sub>OUT</sub> < 100 MHz	_	_	65	mUI (p-p)
t <sub>FOUTPJ_IO</sub> (58)(60)(61)	Period jitter for clock output on a regular I/O in fractional PLL	F <sub>OUT</sub> ≥ 100 MHz	_	_	650	ps (p-p)
						continued

<sup>(56)</sup> A high input jitter directly affects the PLL output jitter. To have low PLL output clock jitter, you must provide a clean clock source with jitter < 120 ps.

<sup>&</sup>lt;sup>(57)</sup>  $F_{REF}$  is  $f_{IN}/N$ , specification applies when N = 1.

Peak-to-peak jitter with a probability level of  $10^{-12}$  (14 sigma, 99.9999999974404% confidence level). The output jitter specification applies to the intrinsic jitter of the PLL, when an input jitter of 30 ps is applied. The external memory interface clock output jitter specifications use a different measurement method and are available in *Memory Output Clock Jitter Specification for Cyclone V Devices* table.

<sup>(59)</sup> This specification only covers fractional PLL for low bandwidth. The  $f_{VCO}$  for fractional value range 0.20–0.80 must be  $\geq$  1200 MHz.

<sup>(60)</sup> External memory interface clock output jitter specifications use a different measurement method, which are available in *Memory Output Clock Jitter Specification for Cyclone V Devices* table.

### Cyclone V Device Datasheet

#### CV-51002 | 2018.05.07



Symbol	Parameter	Condition	Min	Тур	Max	Unit
		F <sub>OUT</sub> < 100 MHz	-	-	65	mUI (p-p)
t <sub>OUTCCJ_IO</sub> (58)(60)	Cycle-to-cycle jitter for clock output on	F <sub>OUT</sub> ≥ 100 MHz	_	_	650	ps (p-p)
	regular I/O in integer PLL	F <sub>OUT</sub> < 100 MHz	_	_	65	mUI (p-p)
t <sub>FOUTCCJ_IO</sub> (58)(60)(61)	Cycle-to-cycle jitter for clock output on	F <sub>OUT</sub> ≥ 100 MHz	_	_	650	ps (p-p)
	regular I/O in fractional PLL	F <sub>OUT</sub> < 100 MHz	_	_	65	mUI (p-p)
t <sub>CASC_OUTPJ_DC</sub> (58)(62)	Period jitter for dedicated clock output in	F <sub>OUT</sub> ≥ 100 MHz	-	-	300	ps (p-p)
	cascaded PLLs	F <sub>OUT</sub> < 100 MHz	_	_	30	mUI (p-p)
t <sub>DRIFT</sub>	Frequency drift after PFDENA is disabled for a duration of 100 $\mu s$	_	_	_	±10	%
dK <sub>BIT</sub>	Bit number of Delta Sigma Modulator (DSM)	_	8	24	32	Bits
k <sub>VALUE</sub>	Numerator of fraction	_	128	8388608	2147483648	_
f <sub>RES</sub>	Resolution of VCO frequency	f <sub>INPFD</sub> = 100 MHz	390625	5.96	0.023	Hz

### **Related Information**

Memory Output Clock Jitter Specifications on page 49

Provides more information about the external memory interface clock output jitter specifications.

 $<sup>^{(61)}</sup>$  This specification only covers fractional PLL for low bandwidth. The  $f_{VCO}$  for fractional value range 0.05–0.95 must be  $\geq$  1000 MHz.

<sup>(62)</sup> The cascaded PLL specification is only applicable with the following conditions:

<sup>•</sup> Upstream PLL: 0.59 MHz ≤ Upstream PLL BW < 1 MHz

<sup>•</sup> Downstream PLL: Downstream PLL BW > 2 MHz



### **High-Speed I/O Specifications**

### Table 34. High-Speed I/O Specifications for Cyclone V Devices

When J = 1 or 2, bypass the serializer/deserializer (SERDES) block.

For LVDS applications, you must use the PLLs in integer PLL mode. This is achieved by using the LVDS clock network.

The Cyclone V devices support the following output standards using true LVDS output buffer types on all I/O banks.

- True RSDS output standard with data rates of up to 360 Mbps
- True mini-LVDS output standard with data rates of up to 400 Mbps

Symbol		Condition	-C6		-C7, -I7		-C8, -A7		Unit			
			Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
Standards factor		Clock boost factor W = 1 to 40 <sup>(63)</sup>	5	_	437.5	5	_	420	5	_	320	MHz
f <sub>HSCLK_in</sub> (input clock frequency) Single-Ended I/O Standards		Clock boost factor $W = 1$ to $40^{(63)}$	5	_	320	5	_	320	5	_	275	MHz
f <sub>HSCLK_OUT</sub> (output clock frequency)		_	5	_	420	5	_	370	5	_	320	MHz
Transmitter	ransmitter True Differential I/O Standards - $f_{HSDR}$ (data rate)		(65)	_	840	(65)	_	740	(65)	_	640	Mbps
	continued											


<sup>(63)</sup> Clock boost factor (W) is the ratio between the input data rate and the input clock rate.

The  $F_{max}$  specification is based on the fast clock used for serial data. The interface  $F_{max}$  is also dependent on the parallel clock domain which is design dependent and requires timing analysis.

<sup>(65)</sup> The minimum specification depends on the clock source (for example, the PLL and clock pin) and the clock routing resource (global, regional, or local) that you use. The I/O differential buffer and input register do not have a minimum toggle rate.



Figure 13. MDIO Timing Diagram



# **I<sup>2</sup>C Timing Characteristics**

Table 51. I<sup>2</sup>C Timing Requirements for Cyclone V Devices

Symbol	Description	Standa	Standard Mode		Fast Mode	
		Min	Max	Min	Max	
T <sub>clk</sub>	Serial clock (SCL) clock period	10	_	2.5	_	μs
T <sub>clkhigh</sub>	SCL high time	4.7	_	0.6	_	μs
T <sub>clklow</sub>	SCL low time	4	_	1.3	_	μs
T <sub>s</sub>	Setup time for serial data line (SDA) data to SCL	0.25	_	0.1	_	μs
T <sub>h</sub>	Hold time for SCL to SDA data	0	3.45	0	0.9	μs
T <sub>d</sub>	SCL to SDA output data delay	_	0.2	_	0.2	μs
T <sub>su_start</sub>	Setup time for a repeated start condition	4.7	_	0.6	_	μs
T <sub>hd_start</sub>	Hold time for a repeated start condition	4	_	0.6	_	μs
T <sub>su_stop</sub>	Setup time for a stop condition	4	4 – 0.6 –			μs



Symbol	Description	Min	Max	Unit
T <sub>cea</sub>	Chip enable to data access time	_	25	ns
T <sub>rea</sub>	Read enable to data access time		16	ns
T <sub>rhz</sub>	Read enable to data high impedance		100	ns
T <sub>rr</sub>	Ready to read enable low		_	ns

Figure 15. NAND Command Latch Timing Diagram







Figure 18. NAND Data Read Timing Diagram



# **Arm Trace Timing Characteristics**

## **Table 53.** Arm Trace Timing Requirements for Cyclone V Devices

Most debugging tools have a mechanism to adjust the capture point of trace data.

Description	Min	Max	Unit
CLK clock period	12.5	_	ns
CLK maximum duty cycle	45	55	%
CLK to D0 -D7 output data delay	-1	1	ns

## **UART Interface**

The maximum UART baud rate is 6.25 megasymbols per second.

### **GPIO Interface**

The minimum detectable general-purpose I/O (GPIO) pulse width is 2  $\mu$ s. The pulse width is based on a debounce clock frequency of 1 MHz.



Configuration Scheme	Encryption	Compression	DCLK-to-DATA[] Ratio (r)
	On	Off	2
	Off	On	4
	On	On	4

# **FPP** Configuration Timing when DCLK-to-DATA[] = 1

When you enable decompression or the design security feature, the DCLK-to-DATA[] ratio varies for FPP  $\times 8$  and FPP  $\times 16$ . For the respective DCLK-to-DATA[] ratio, refer to the DCLK-to-DATA[] Ratio for Cyclone V Devices table.

Table 58. FPP Timing Parameters When DCLK-to-DATA[] Ratio is 1 for Cyclone V Devices

Symbol	Parameter	Minimum	Maximum	Unit
t <sub>CF2CD</sub>	nCONFIG low to CONF_DONE low	_	600	ns
t <sub>CF2ST0</sub>	nCONFIG low to nSTATUS low	_	600	ns
t <sub>CFG</sub>	nCONFIG low pulse width	2	_	μs
t <sub>STATUS</sub>	nSTATUS low pulse width	268	1506 <sup>(77)</sup>	μs
t <sub>CF2ST1</sub>	nCONFIG high to nSTATUS high	_	1506 <sup>(78)</sup>	μs
t <sub>CF2CK</sub> <sup>(79)</sup>	nCONFIG high to first rising edge on DCLK	1506	_	μs
t <sub>ST2CK</sub> <sup>(79)</sup>	nSTATUS high to first rising edge of DCLK	2	_	μs
t <sub>DSU</sub>	DATA[] setup time before rising edge on DCLK	5.5	_	ns
t <sub>DH</sub>	DATA[] hold time after rising edge on DCLK	0	_	ns
t <sub>CH</sub>	DCLK high time	0.45 × 1/f <sub>MAX</sub>	_	s
				continued

<sup>(77)</sup> You can obtain this value if you do not delay configuration by extending the nCONFIG or the nSTATUS low pulse width.

 $<sup>^{(78)}</sup>$  You can obtain this value if you do not delay configuration by externally holding the nSTATUS low.

 $<sup>^{(79)}</sup>$  If nSTATUS is monitored, follow the  $t_{ST2CK}$  specification. If nSTATUS is not monitored, follow the  $t_{CF2CK}$  specification.



Symbol	Parameter	Minimum	Maximum	Unit
t <sub>CF2CK</sub> <sup>(83)</sup>	nCONFIG high to first rising edge on DCLK	1506	_	μs
t <sub>ST2CK</sub> <sup>(83)</sup>	nSTATUS high to first rising edge of DCLK	2	_	μs
t <sub>DSU</sub>	DATA[] setup time before rising edge on DCLK	5.5	_	ns
t <sub>DH</sub>	DATA[] hold time after rising edge on DCLK	N - 1/f <sub>DCLK</sub> <sup>(84)</sup>	_	S
t <sub>CH</sub>	DCLK high time	0.45 × 1/f <sub>MAX</sub>	_	S
t <sub>CL</sub>	DCLK low time	0.45 × 1/f <sub>MAX</sub>	_	S
t <sub>CLK</sub>	DCLK period	1/f <sub>MAX</sub>	_	S
f <sub>MAX</sub>	DCLK frequency (FPP ×8/ ×16)	_	125	MHz
t <sub>R</sub>	Input rise time	_	40	ns
t <sub>F</sub>	Input fall time	_	40	ns
t <sub>CD2UM</sub>	CONF_DONE high to user mode <sup>(85)</sup>	175	437	μs
t <sub>CD2CU</sub>	CONF_DONE high to CLKUSR enabled	4 × maximum DCLK period	_	_
t <sub>CD2UMC</sub>	CONF_DONE high to user mode with CLKUSR option on	$t_{CD2CU} + (T_{init} \times CLKUSR period)$	period) — — —	
T <sub>init</sub>	Number of clock cycles required for device initialization	8,576	8,576 —	

### **Related Information**

**FPP Configuration Timing** 

Provides the FPP configuration timing waveforms.

<sup>(82)</sup> This value can be obtained if you do not delay configuration by externally holding nSTATUS low.

 $<sup>^{(83)}</sup>$  If nSTATUS is monitored, follow the  $t_{ST2CK}$  specification. If nSTATUS is not monitored, follow the  $t_{CF2CK}$  specification.

 $<sup>^{(84)}</sup>$  N is the DCLK-to-DATA[] ratio and  $f_{DCLK}$  is the DCLK frequency of the system.

<sup>(85)</sup> The minimum and maximum numbers apply only if you chose the internal oscillator as the clock source for initializing the device.



# **Configuration Files**

### Table 64. Uncompressed .rbf Sizes for Cyclone V Devices

Use this table to estimate the file size before design compilation. Different configuration file formats, such as a hexadecimal file (.hex) or tabular text file (.ttf) format, have different file sizes.

For the different types of configuration file and file sizes, refer to the Intel Quartus Prime software. However, for a specific version of the Intel Quartus Prime software, any design targeted for the same device has the same uncompressed configuration file size.

The IOCSR raw binary file (.rbf) size is specifically for the Configuration via Protocol (CvP) feature.

Variant	Member Code	Configuration .rbf Size (bits)	IOCSR .rbf Size (bits)	Recommended EPCQ Serial Configuration Device <sup>(94)</sup>
Cyclone V E <sup>(95)</sup>	A2	21,061,280	275,608	EPCQ64
	A4	21,061,280	275,608	EPCQ64
	A5	33,958,560	322,072	EPCQ128
	A7	56,167,552	435,288	EPCQ128
	A9	102,871,776	400,408	EPCQ256
Cyclone V GX	C3	14,510,912	320,280	EPCQ32
	C4	33,958,560	322,072	EPCQ128
	C5	33,958,560	322,072	EPCQ128
	C7	56,167,552	435,288	EPCQ128
	C9	102,871,776	400,408	EPCQ256
Cyclone V GT	D5	33,958,560	322,072	EPCQ128
	D7	56,167,552	435,288	EPCQ128
	D9	102,871,776	400,408	EPCQ256
Cyclone V SE (95)	A2	33,958,560	322,072	EPCQ128
				continued

<sup>(94)</sup> The recommended EPCQ serial configuration devices are able to store more than one image.

<sup>(95)</sup> No PCIe hard IP, configuration via protocol (CvP) is not supported in this family.



Variant	Member Code		Active Seria	l <sup>(96)</sup>	Fast Passive Parallel <sup>(97)</sup>			
		Width	DCLK (MHz)	Minimum Configuration Time (ms)	Width	DCLK (MHz)	Minimum Configuration Time (ms)	
	A9	4	100	257	16	125	51	
Cyclone V GX	C3	4	100	36	16	125	7	
	C4	4	100	85	16	125	17	
	C5	4	100	85	16	125	17	
	C7	4	100	140	16	125	28	
	C9	4	100	257	16	125	51	
Cyclone V GT	D5	4	100	85	16	125	17	
	D7	4	100	140	16	125	28	
	D9	4	100	257	16	125	51	
Cyclone V SE	A2	4	100	85	16	125	17	
	A4	4	100	85	16	125	17	
	A5	4	100	140	16	125	28	
	A6	4	100	140	16	125	28	
Cyclone V SX	C2	4	100	85	16	125	17	
	C4	4	100	85	16	125	17	
	C5	4	100	140	16	125	28	
	C6	4	100	140	16	125	28	
Cyclone V ST	D5	4	100	140	16	125	28	
	D6	4	100	140	16	125	28	

 $<sup>^{(96)}\,</sup>$  DCLK frequency of 100 MHz using external CLKUSR.

<sup>(97)</sup> Maximum FPGA FPP bandwidth may exceed bandwidth available from some external storage or control logic.



### **Related Information**

Configuration Files on page 76

# **Remote System Upgrades**

### Table 66. Remote System Upgrade Circuitry Timing Specifications for Cyclone V Devices

Parameter	Minimum	Unit
t <sub>RU_nCONFIG</sub> (98)	250	ns
t <sub>RU_nRSTIMER</sub> (99)	250	ns

### **Related Information**

- Remote System Upgrade State Machine
   Provides more information about configuration reset (RU\_CONFIG) signal.
- User Watchdog Timer
   Provides more information about reset\_timer (RU\_nRSTIMER) signal.

# **User Watchdog Internal Oscillator Frequency Specifications**

### Table 67. User Watchdog Internal Oscillator Frequency Specifications for Cyclone V Devices

Parameter	Minimum	Minimum Typical		Unit
User watchdog internal oscillator frequency	5.3	7.9	12.5	MHz


# I/O Timing

Intel offers two ways to determine I/O timing—the Excel-based I/O timing and the Intel Quartus Prime Timing Analyzer.

<sup>(98)</sup> This is equivalent to strobing the reconfiguration input of the Remote Update Intel FPGA IP core high for the minimum timing specification.

<sup>(99)</sup> This is equivalent to strobing the reset timer input of the Remote Update Intel FPGA IP core high for the minimum timing specification.







Date	Version	Changes
December 2015	2015.12.04	<ul> <li>Updated Quad Serial Peripheral Interface (SPI) Flash Timing Requirements for Cyclone V Devices table.         <ul> <li>Updated F<sub>clk</sub>, T<sub>dutycycle</sub>, and T<sub>dssfrst</sub> specifications.</li> <li>Added T<sub>qspi_clk</sub>, T<sub>din_start</sub>, and T<sub>din_end</sub> specifications.</li> <li>Removed T<sub>dinmax</sub> specifications.</li> </ul> </li> <li>Updated the minimum specification for T<sub>clk</sub> to 16.67 ns and removed the maximum specification in SPI Master Timing Requirements for Cyclone V Devices table.</li> <li>Updated Secure Digital (SD)/MultiMediaCard (MMC) Timing Requirements for Cyclone V Devices table.</li> <li>Updated T <sub>clk</sub> to T<sub>sdmmc_clk_out</sub> symbol.</li> <li>Updated T<sub>sdmmc_clk_out</sub> and T<sub>d</sub> specifications.</li> <li>Added T<sub>sdmmc_clk</sub>, T<sub>su</sub>, and T<sub>h</sub> specifications.</li> <li>Removed T<sub>dinmax</sub> specifications.</li> <li>Updated the following diagrams:         <ul> <li>Quad SPI Flash Timing Diagram</li> <li>Updated configuration .rbf sizes for Cyclone V devices.</li> </ul> </li> <li>Changed instances of <i>Quartus II</i> to <i>Quartus Prime</i>.</li> </ul>
June 2015	2015.06.12	<ul> <li>Updated the supported data rates for the following output standards using true LVDS output buffer types in the High-Speed I/O Specifications for Cyclone V Devices table:         <ul> <li>True RSDS output standard: data rates of up to 360 Mbps</li> <li>True mini-LVDS output standard: data rates of up to 400 Mbps</li> </ul> </li> <li>Changed Queued Serial Peripheral Interface (QSPI) to Quad Serial Peripheral Interface (SPI) Flash.</li> <li>Updated T<sub>n</sub> location in I<sup>2</sup>C Timing Diagram.</li> <li>Updated T<sub>wp</sub> location in NAND Address Latch Timing Diagram.</li> <li>Updated the maximum value for t<sub>CO</sub> from 4 ns to 2 ns in AS Timing Parameters for AS ×1 and ×4 Configurations in Cyclone V Devices table.</li> <li>Moved the following timing diagrams to the Configuration, Design Security, and Remote System Upgrades in Cyclone V Devices chapter.</li> <li>FPP Configuration Timing Waveform When DCLK-to-DATA[] Ratio is 1</li> <li>FPP Configuration Timing Waveform When DCLK-to-DATA[] Ratio is &gt;1</li> <li>AS Configuration Timing Waveform</li> <li>PS Configuration Timing Waveform</li> </ul>
March 2015	2015.03.31	<ul> <li>Added V<sub>CC</sub> specifications for devices with internal scrubbing feature (with SC suffix) in Recommended Operating Conditions table.</li> <li>Corrected the unit for t<sub>DH</sub> from ns to s in FPP Timing Parameters When DCLK-to-DATA[] Ratio is &gt;1 for Cyclone V Devices table.</li> </ul>
		continued