



Welcome to **E-XFL.COM**

Understanding <u>Embedded - CPLDs (Complex Programmable Logic Devices)</u>

Embedded - CPLDs, or Complex Programmable Logic Devices, are highly versatile digital logic devices used in electronic systems. These programmable components are designed to perform complex logical operations and can be customized for specific applications. Unlike fixed-function ICs, CPLDs offer the flexibility to reprogram their configuration, making them an ideal choice for various embedded systems. They consist of a set of logic gates and programmable interconnects, allowing designers to implement complex logic circuits without needing custom hardware.


Applications of Embedded - CPLDs

Details	
Product Status	Obsolete
Programmable Type	In System Programmable (min 10K program/erase cycles)
Delay Time tpd(1) Max	20 ns
Voltage Supply - Internal	3V ~ 3.6V
Number of Logic Elements/Blocks	-
Number of Macrocells	64
Number of Gates	-
Number of I/O	32
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	44-TQFP
Supplier Device Package	44-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/atf1504asvl-20ac44

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

100-lead PQFP **Top View** 80 NC 79 NC 78 1/0 77 1/0 NC 🗆 NC II 2 1/0 🗆 3 1/0 □ VCCIO □ 76 GND I/O/TDI ☐ 6 NC ☐ 7 75 | I/O/TDO 74 | NC 1/0 □ 73 1/0 72 NC 71 1/0 NC □ 9 I/O □ 10 I/O 🗆 11 70 1/0 1/0 🗆 12 69 🗖 1/0 68 VCCIO GND 13 67 | I/O 66 | I/O I/O/PD1 | 14 I/O | 15 65 | I/O 64 | I/O/TCK 63 | I/O 1/0 □ 16 I/O/TMS 17 1/0 🗆 18 I/O □ 19 62 1/0 61 GND 60 1/0 VCCIO 🗆 20 1/0 🗆 21 1/0 🗆 22 59 1/0 58 | I/O 57 | NC 56 | I/O 1/0 □ 23 NC ☐ 24 I/O ☐ 25 NC ☐ 26 55 🗆 NC 54 | 1/O 53 | VCCIO I/O 🗆 27 GND ☐ 28 NC ☐ 29 52 NC 51 NC NC ☐ 30 VCCIN (1988) VCCIN (1988)







Description


The ATF1504ASV(L) is a high-performance, high-density complex programmable logic device (CPLD) that utilizes Atmel's proven electrically-erasable memory technology. With 64 logic macrocells and up to 68 inputs, it easily integrates logic from several TTL, SSI, MSI, LSI and classic PLDs. The ATF1504ASV(L)'s enhanced routing switch matrices increase usable gate count and the odds of successful pin-locked design modifications.

The ATF1504ASV(L) has up to 68 bi-directional I/O pins and four dedicated input pins, depending on the type of device package selected. Each dedicated pin can also serve as a global control signal, register clock, register reset or output enable. Each of these control signals can be selected for use individually within each macrocell.

Each of the 64 macrocells generates a buried feedback that goes to the global bus. Each input and I/O pin also feeds into the global bus. The switch matrix in each logic block then selects 40 individual signals from the global bus. Each macrocell also generates a foldback logic term that goes to a regional bus. Cascade logic between macrocells in the ATF1504ASV(L) allows fast, efficient generation of complex logic functions. The ATF1504ASV(L) contains four such logic chains, each capable of creating sum term logic with a fan-in of up to 40 product terms.

The ATF1504ASV(L) macrocell, shown in Figure 1, is flexible enough to support highly-complex logic functions operating at high speed. The macrocell consists of five sections: product terms and product term select multiplexer, OR/XOR/CASCADE logic, a flip-flop, output select and enable, and logic array inputs.

Figure 1. ATF1504ASV(L) Macrocell



Programmable Pin-keeper Option for Inputs and I/Os

The ATF1504ASV(L) offers the option of programming all input and I/O pins so that pin keeper circuits can be utilized. When any pin is driven high or low and then subsequently left floating, it will stay at that previous high- or low-level. This circuitry prevents unused input and I/O lines from floating to intermediate voltage levels, which causes unnecessary power consumption and system noise. The keeper circuits eliminate the need for external pull-up resistors and eliminate their DC power consumption.

All power-down AC characteristic parameters are computed from external input or I/O pins, with reduced-power bit turned on. For macrocells in reduced-power mode (reduced-power bit turned on), the reduced-power adder, t_{RPA} , must be added to the AC parameters, which include the data paths t_{LAD} , t_{LAC} , t_{ACL} , t_{ACH} and t_{SEXP} .

The ATF1504ASV(L) macrocell also has an option whereby the power can be reduced on a per macrocell basis. By enabling this power-down option, macrocells that are not used in an application can be turned down, thereby reducing the overall power consumption of the device.

Each output also has individual slew rate control. This may be used to reduce system noise by slowing down outputs that do not need to operate at maximum speed. Outputs default to slow switching, and may be specified as fast switching in the design file.

Design Software Support

ATF1504ASV(L) designs are supported by several industry standard third party tools. Automated fitters allow logic synthesis using a variety of high-level description languages and formats.

Power-up Reset

The ATF1504ASV is designed with a power-up reset, a feature critical for state machine initialization. At a point delayed slightly from V_{CC} crossing V_{RST} , all registers will be initialized, and the state of each output will depend on the polarity of its buffer. However, due to the asynchronous nature of reset and uncertainty of how V_{CC} actually rises in the system, the following conditions are required:

- 1. The V_{CC} rise must be monotonic,
- After reset occurs, all input and feedback setup times must be met before driving the clock pin high, and,
- 3. The clock must remain stable during T_D.

The ATF1504ASV has two options for the hysteresis about the reset level, V_{RST} , Small and Large. To ensure a robust operating environment in applications where the device is operated near 3.0V, Atmel recommends that during the fitting process users configure the device with the Power-up Reset hysteresis set to Large. For conversions, Atmel POF2JED users should include the flag "-power_reset" on the command line after "file-name.POF". To allow the registers to be properly reinitialized with the Large hysteresis option selected, the following condition is added:

 If V_{CC} falls below 2.0V, it must shut off completely before the device is turned on again.

When the Large hysteresis option is active, I_{CC} is reduced by several hundred microamps as well.

Security Fuse Usage

A single fuse is provided to prevent unauthorized copying of the ATF1504ASV(L) fuse patterns. Once programmed, fuse verify is inhibited. However, the 16-bit User Signature remains accessible.





Programming

ATF1504ASV(L) devices are in-system programmable (ISP) devices utilizing the 4-pin JTAG protocol. This capability eliminates package handling normally required for programming and facilitates rapid design iterations and field changes.

Atmel provides ISP hardware and software to allow programming of the ATF1504ASV(L) via the PC. ISP is performed by using either a download cable, a comparable board tester or a simple microprocessor interface.

To facilitate ISP programming by the Automated Test Equipment (ATE) vendors. Serial Vector Format (SVF) files can be created by Atmel provided software utilities.

ATF1504ASV(L) devices can also be programmed using standard third-party programmers. With third-party programmer the JTAG ISP port can be disabled thereby allowing four additional I/O pins to be used for logic.

Contact your local Atmel representatives or Atmel PLD applications for details.

ISP Programming Protection

The ATF1504ASV(L) has a special feature that locks the device and prevents the inputs and I/O from driving if the programming process is interrupted for any reason. The inputs and I/O default to high-Z state during such a condition. In addition the pin keeper option preserves the former state during device programming, if this circuit were previously programmed on the device. This prevents disturbing the operation of other circuits in the system while the ATF1504ASV(L) is being programmed via ISP.

All ATF1504ASV(L) devices are initially shipped in the erased state thereby making them ready to use for ISP.

Note: For more information refer to the "Designing for In-System Programmability with Atmel CPLDs" application note.

DC and AC Operating Conditions

	Commercial	Industrial
Operating Temperature (Ambient))	0°C - 70°C	-40°C - 85°C
V _{CC} (3.3V) Power Supply	3.0V - 3.6V	3.0V - 3.6V

DC Characteristics

Symbol	Parameter	Condition			Min	Тур	Max	Units
I _{IL}	Input or I/O Low Leakage Current	V _{IN} = V _{CC}	$V_{IN} = V_{CC}$			-2	-10	μΑ
I _{IH}	Input or I/O High Leakage Current					2	10	
I _{OZ}	Tri-State Output Off-State Current	$V_O = V_{CC}$ or G	ND		-40		40	μΑ
			Ctd Mada	Com.		60		mA
	Power Supply Current,	V _{CC} = Max	Std Mode	Ind.		75		mA
I _{CC1}	Standby	$V_{IN} = 0, V_{CC}$	((1 2) B.A1 -	Com.		5		μΑ
			"L" Mode	Ind.		5		μΑ
I _{CC2}	Power Supply Current, Power-down Mode	$V_{CC} = Max$ $V_{IN} = 0, V_{CC}$				0.1	5	mA
. (2)	Reduced-power Mode	V _{CC} = Max		Com		40		ma
I _{CC3} ⁽²⁾	Supply Current, Standby	$V_{IN} = 0, V_{CC}$	Std Power	Ind		55		
V _{IL}	Input Low Voltage				-0.3		0.8	V
V _{IH}	Input High Voltage				1.7		V _{CCIO} + 0.3	V
	O	V _{IN} = V _{IH} or V _{II}		Com.			0.45	V
	Output Low Voltage (TTL)	$V_{CCIO} = Min, I_{C}$	-	Ind.			0.45	
V_{OL}		V _{IN} = V _{IH} or V _{II}		Com.			0.2	V
	Output Low Voltage (CMOS)	$V_{CC} = Min, I_{OL}$		Ind.			0.2	V
	Output High Voltage - 3.3V (TTL)	$V_{IN} = V_{IH} \text{ or } V_{II}$ $V_{CCIO} = Min, I_{COIO}$			2.4			٧
V _{OH}	Output High Voltage - 3.3V (CMOS)		$V_{CCIO} = V_{IH}$, $I_{OH} = 2.0$ mA $V_{IN} = V_{IH} \text{ or } V_{IL}$ $V_{CCIO} = Min, I_{OH} = -0.1 \text{ mA}$					٧

Notes: 1. Not more than one output at a time should be shorted. Duration of short circuit test should not exceed 30 sec.

Pin Capacitance

	Тур	Max	Units	Conditions
C _{IN}		8	pF	V _{IN} = 0V; f = 1.0 MHz
C _{I/O}		8	pF	V _{OUT} = 0V; f = 1.0 MHz

Note: Typical values for nominal supply voltage. This parameter is only sampled and is not 100% tested. The OGI pin (high-voltage pin during programming) has a maximum capacitance of 12 pF.



^{2.} When microcell reduced-power feature is enabled.




AC Characteristics (Continued)

			15	-:		
Symbol	Parameter	Min	Max	Min	Max	Units
t _{ZX2}	Output Buffer Enable Delay (Slow slew rate = OFF; $V_{CCIO} = 3.3V$; $C_L = 35 pF$)		7		9	ns
t _{ZX3}	Output Buffer Enable Delay (Slow slew rate = ON; $V_{CCIO} = 5.0V/3.3V$; $C_L = 35 \text{ pF}$)		10		11	ns
t _{XZ}	Output Buffer Disable Delay (C _L = 5 pF)		6		7	ns
t _{SU}	Register Setup Time	5		6		ns
t _H	Register Hold Time	4		5		ns
t _{FSU}	Register Setup Time of Fast Input	2		2		ns
t _{FH}	Register Hold Time of Fast Input	2		2		ns
t _{RD}	Register Delay		2		2.5	ns
t _{COMB}	Combinatorial Delay		2		3	ns
t _{IC}	Array Clock Delay		6		7	ns
t _{EN}	Register Enable Time		6		7	ns
t _{GLOB}	Global Control Delay		2		3	ns
t _{PRE}	Register Preset Time		4		5	ns
t _{CLR}	Register Clear Time		4		5	ns
t _{UIM}	Switch Matrix Delay		2		2.5	ns
t _{RPA}	Reduced-power Adder ⁽²⁾		10		13	ns

Notes: 1. See ordering information for valid part numbers.

- 2. The t_{RPA} parameter must be added to the t_{LAD} , t_{LAC} , t_{TIC} , t_{ACL} , and t_{SEXP} parameters for macrocells running in the reduced-power mode.
- 3. See ordering information for valid part numbers.

Input Test Waveforms and Measurement Levels



 t_R , $t_F = 1.5$ ns typical

Output AC Test Loads

$$R1 = 703\Omega$$

$$OUTPUT$$

$$PIN$$

$$R2 = 8060\Omega$$

$$CL = 35 pF$$

Power-down Mode

The ATF1504ASV(L) includes an optional pin-controlled power-down feature. When this mode is enabled, the PD pin acts as the power-down pin. When the PD pin is high, the device supply current is reduced to less than 3 mA. During power down, all output data and internal logic states are latched internally and held. Therefore, all registered and combinatorial output data remain valid. Any outputs that were in a High-Z state at the onset will remain at High-Z. During power down, all input signals except the power-down pin are blocked. Input and I/O hold latches remain active to ensure that pins do not float to indeterminate levels, further reducing system power. The power-down mode feature is enabled in the logic design file or as a fitted or translated s/w option. Designs using the power-down pin may not use the PD pin as a logic array input. However, all other PD pin macrocell resources may still be used, including the buried feedback and foldback product term array inputs.

Power Down AC Characteristics(1)(2)

		-	15	-2		
Symbol	Parameter	Min	Max	Min	Max	Units
t _{IVDH}	Valid I, I/O before PD High	15		20		ns
t _{GVDH}	Valid OE ⁽²⁾ before PD High	15		20		ns
t _{CVDH}	Valid Clock ⁽²⁾ before PD High	15		20		ns
t _{DHIX}	I, I/O Don't Care after PD High		25		30	ns
t _{DHGX}	OE ⁽²⁾ Don't Care after PD High		25		30	ns
t _{DHCX}	Clock ⁽²⁾ Don't Care after PD High		25		30	ns
t _{DLIV}	PD Low to Valid I, I/O		1		1	μs
t _{DLGV}	PD Low to Valid OE (Pin or Term)		1		1	μs
t _{DLCV}	PD Low to Valid Clock (Pin or Term)		1		1	μs
t _{DLOV}	PD Low to Valid Output		1		1	μs

Notes:

- 1. For slow slew outputs, add t_{SSO} .
- 2. Pin or product term.
- 3. Includes $t_{\mbox{\scriptsize RPA}}$ for reduced-power bit enabled.



JTAG-BST/ISP Overview


The JTAG boundary-scan testing is controlled by the Test Access Port (TAP) controller in the ATF1504ASV(L). The boundary-scan technique involves the inclusion of a shift-register stage (contained in a boundary-scan cell) adjacent to each component so that signals at component boundaries can be controlled and observed using scan testing principles. Each input pin and I/O pin has its own boundary-scan cell (BSC) in order to support boundary-scan testing. The ATF1504ASV(L) does not currently include a Test Reset (TRST) input pin because the TAP controller is automatically reset at power-up. The five JTAG modes supported include: SAMPLE/PRELOAD, EXTEST, BYPASS, IDCODE and HIGHZ. The ATF1504ASV(L)'s ISP can be fully described using JTAG's BSDL as described in IEEE Standard 1149.1b. This allows ATF1504ASV(L) programming to be described and implemented using any one of the third-party development tools supporting this standard.

The ATF1504ASV(L) has the option of using four JTAG-standard I/O pins for boundary-scan testing (BST) and in-system programming (ISP) purposes. The ATF1504ASV(L) is programmable through the four JTAG pins using the IEEE standard JTAG programming protocol established by IEEE Standard 1149.1 using 5V TTL-level programming signals from the ISP interface for in-system programming. The JTAG feature is a programmable option. If JTAG (BST or ISP) is not needed, then the four JTAG control pins are available as I/O pins.

JTAG Boundary-scan Cell (BSC) Testing

The ATF1504ASV(L) contains up to 68 I/O pins and four input pins, depending on the device type and package type selected. Each input pin and I/O pin has its own boundary-scan cell (BSC) in order to support boundary-scan testing as described in detail by IEEE Standard 1149.1. A typical BSC consists of three capture registers or scan registers and up to two update registers. There are two types of BSCs, one for input or I/O pin, and one for the macrocells. The BSCs in the device are chained together through the capture registers. Input to the capture register chain is fed in from the TDI pin while the output is directed to the TDO pin. Capture registers are used to capture active device data signals, to shift data in and out of the device and to load data into the update registers. Control signals are generated internally by the JTAG TAP controller. The BSC configuration for the input and I/O pins and macrocells are shown below.

BSC Configuration for Input and I/O Pins (Except JTAG TAP Pins)



Note: The ATF1504ASV(L) has pull-up option on TMS and TDI pins. This feature is selected as a design option.



ATF1504ASV Dedicated Pinouts

D. I'm J. I D'	44-lead	44-lead	68-lead	84-lead	100-lead	100-lead
Dedicated Pin	TQFP	J-lead	J-lead	J-lead	PQFP	TQFP
INPUT/OE2/GCLK2	40	2	2	2	92	90
INPUT/GCLR	39	1	1	1	91	89
INPUT/OE1	38	44	68	84	90	88
INPUT/GCLK1	37	43	67	83	89	87
I/O /GCLK3	35	41	65	81	87	85
I/O / PD (1,2)	5, 19	11, 25	17, 37	20, 46	14, 44	12, 42
I/O / TDI (JTAG)	1	7	12	14	6	4
I/O / TMS (JTAG)	7	13	19	23	17	15
I/O / TCK (JTAG)	26	32	50	62	64	62
I/O / TDO (JTAG)	32	38	57	71	75	73
GND	4, 16, 24, 36	10, 22, 30, 42	6, 16, 26, 34, 38, 48, 58, 66	7, 19, 32, 42, 47, 59, 72, 82	13, 28, 40, 45, 61, 76, 88, 97	11, 26, 38, 43, 59, 74, 86, 95
V _{cc}	9, 17, 29, 41	3, 15, 23, 35	3, 11, 21, 31, 35, 43, 53, 63	3,13, 26, 38, 43, 53, 66, 78	5, 20, 36, 41, 53, 68, 84, 93	3, 18, 34, 39, 51, 66, 82, 91
N/C	_	_	_	_	1, 2, 7, 9, 24, 26, 29, 30, 51, 52, 55, 57, 72, 74, 79, 80	1, 2, 5, 7, 22, 24, 27, 28, 49, 50, 53, 55, 70, 72, 77, 78
# of Signal Pins	36	36	52	68	68	68
# User I/O Pins	32	32	48	64	64	64

OE (1, 2) Global OE pins
GCLR Global Clear pin
GCLK (1, 2, 3) Global Clock pins
PD (1, 2) Power-down pins

TDI, TMS, TCK, TDO JTAG pins used for boundary-scan testing or in-system programming

GND Ground pins


VCC pins for the device


ATF1504ASV I/O Pinouts

	DI O	44-lead	44-lead	68-lead	84-lead	100- lead	100- lead		DI O	44-lead	44-lead		84-lead	100- lead	100- lead
MC	PLC	PLCC	TQFP	PLCC	PLCC	PQFP	TQFP	MC	PLC	PLCC	TQFP	PLCC	PLCC	PQFP	TQFP
1	A	12	6	18	22	16	14	33	С	24	18	36	44	42	40
2	A A/	-	-	-	21	15	13	34	C C	-	-	-	45	43	41
3	PD1	11	5	17	20	14	12	35	C/ PD2	25	19	37	46	44	42
4	Α	9	3	15	18	12	10	36	С	26	20	39	48	46	44
5	Α	8	2	14	17	11	9	37	С	27	21	40	49	47	45
6	Α	-	-	13	16	10	8	38	С	-	-	41	50	48	46
7	Α	-	-	-	15	8	6	39	С	-	-	-	51	49	47
8/ TDI	Α	7	1	12	14	6	4	40	С	28	22	42	52	50	48
9	Α	-	-	10	12	4	100	41	С	29	23	44	54	54	52
10	Α	-	-	-	11	3	99	42	С	-	-	-	55	56	54
11	Α	6	44	9	10	100	98	43	С	-	-	45	56	58	56
12	Α	-	-	8	9	99	97	44	С	-	-	46	57	59	57
13	Α	-	-	7	8	98	96	45	С	-	-	47	58	60	58
14	Α	5	43	5	6	96	94	46	С	31	25	49	60	62	60
15	Α	-	-	-	5	95	93	47	С	-	-	-	61	63	61
16	Α	4	42	4	4	94	92	48/ TCK	С	32	26	50	62	64	62
17	В	21	15	33	41	39	37	49	D	33	27	51	63	65	63
18	В	-	-	-	40	38	36	50	D	-	-	-	64	66	64
19	В	20	14	32	39	37	35	51	D	34	28	52	65	67	65
20	В	19	13	30	37	35	33	52	D	36	30	54	67	69	67
21	В	18	12	29	36	34	32	53	D	37	31	55	68	70	68
22	В	-	-	28	35	33	31	54	D	-	-	56	69	71	69
23	В	-	-	-	34	32	30	55	D	-	-	-	70	73	71
24	В	17	11	27	33	31	29	56/ TDO	D	38	32	57	71	75	73
25	В	16	10	25	31	27	25	57	D	39	33	59	73	77	75
26	В	-	-	-	30	25	23	58	D	-	-	-	74	78	76
27	В	-	-	24	29	23	21	59	D	-	-	60	75	81	79
28	В	-	-	23	28	22	20	60	D	-	-	61	76	82	80
29	В	-	-	22	27	21	19	61	D	-	-	62	77	83	81
30	В	14	8	20	25	19	17	62	D	40	34	64	79	85	83
31	В	-	-	-	24	18	16	63	D	-	-	-	80	86	84
32/ TMS	В	13	7	19	23	17	15	64	D/ GCLK3	41	35	65	81	87	85












SUPPLY CURRENT VS. FREQUENCY LOW-POWER ("L") VERSION




SUPPLY CURRENT VS. SUPPLY VOLTAGE PIN-CONTROLLED POWER-DOWN MODE




OUTPUT SOURCE CURRENT VS. SUPPLY VOLTAGE




SUPPLY CURRENT VS. FREQUENCY STANDARD POWER (T_A = 25°C)




OUTPUT SOURCE CURRENT





SUPPLY CURRENT VS. SUPPLY VOLTAGE LOW-POWER ("L") VERSION




OUTPUT SINK CURRENT VS. SUPPLY VOLTAGE













Ordering Information

ATF1504ASV(L) Standard Package Options

t _{PD} (ns)	t _{co1} (ns)	f _{MAX} (MHz)	Ordering Code	Package	Operation Range
			ATF1504ASV-15 AC44	44A	
				ATF1504ASV-15 JC44	44J
15	8	100	ATF1504ASV-15 JC68 ⁽²⁾	68J	Commercial
15	0	100	ATF1504ASV-15 JC84 ⁽³⁾	84J	(0°C to 70°C)
			ATF1504ASV-15 QC100 ⁽²⁾	100Q1	
			ATF1500ASV-15 AC100	100A	
			ATF1504ASV-15 AI44	44A	
			ATF1504ASV-15 JI44	44J	
15	8	100	ATF1504ASV-15 JI68	68J	Industrial
10	o l	100	ATF1504ASV-15 JI84	84J	(-40°C to +85°C)
			ATF1504ASV-15 QI100	100Q1	
			ATF1504ASV-15 AI100	100A	
			ATF1504ASVL-20 AC44	44A	
			ATF1504ASVL-20 JC44	44J	
20	12	83.3	ATF1504ASVL-20 JC68 ⁽²⁾	68J	Commercial
20	12	03.3	ATF1504ASVL-20 JC84 ⁽³⁾	84J	(0°C to 70°C)
			ATF1504ASVL-20 QC100 ⁽²⁾	100Q1	
			ATF1504ASVL-20 AC100	100A	
			ATF1504ASVL-20 AI44	44A	
			ATF1504ASVL-20 JI44	44J	
20	20 12	83.3	ATF1504ASVL-20 JI68	68J	Industrial
20	12	00.0	ATF1504ASVL-20 JI84	84J	(-40°C to +85°C)
			ATF1504ASVL-20 QI100	100Q1	
			ATF1504ASVL-20 AI100	100A	


Note:


- 1. The last time buy is Sept. 30, 2005 for shaded parts.
- 2. The recommended migration for QC100 or JC68 packages is the AU100 or the smaller JU44 packages.
- 3. The recommended migration for the JC84 package is the ATF1508ASV-15JU84

Using "C" Product for Industrial

There is very little risk in using "C" devices for industrial applications because the V_{CC} conditions for 3.3V products are the same for commercial and industrial (there is only 15°C difference at the high end of the temperature range). To use commercial product for industrial temperature ranges, de-rate I_{CC} by 15%.

44J - PLCC





COMMON DIMENSIONS

(Unit of Measure = mm)

SYMBOL MIN NOM MAX NOTE Α 4.191 4.572 Α1 2.286 3.048 0.508 A2 17.399 D _ 17.653 D1 16.510 16.662 Note 2 Е 17.399 17.653 E1 16.510 16.662 Note 2 D2/E2 14.986 16.002 В 0.660 0.813 В1 0.330 0.533 е 1.270 TYP

Notes:

- 1. This package conforms to JEDEC reference MS-018, Variation AC.
- Dimensions D1 and E1 do not include mold protrusion.
 Allowable protrusion is .010"(0.254 mm) per side. Dimension D1 and E1 include mold mismatch and are measured at the extreme material condition at the upper or lower parting line.
- 3. Lead coplanarity is 0.004" (0.102 mm) maximum.

10/04/01




2325 Orchard Parkway San Jose, CA 95131

TITLE	DRAWING NO.	REV.
44J, 44-lead, Plastic J-leaded Chip Carrier (PLCC)	44J	В





68J - PLCC



Notes:

- 1. This package conforms to JEDEC reference MS-018, Variation AE.
- 2. Dimensions D1 and E1 do not include mold protrusion. Allowable protrusion is .010"(0.254 mm) per side. Dimension D1 and E1 include mold mismatch and are measured at the extreme material condition at the upper or lower parting line.
- 3. Lead coplanarity is 0.004" (0.102 mm) maximum.

COM	NON	DIMEN	SIONS
/1 1:4	-4 1 1		

D2/E2

(Unit of Measure = mm)

SYMBOL	MIN	NOM	MAX	NOTE
Α	4.191	-	4.572	
A1	2.286	_	3.048	
A2	0.508	_	_	
D	25.019	-	25.273	
D1	24.130	-	24.333	Note 2
E	25.019	-	25.273	
E1	24.130	_	24.333	Note 2
D2/E2	22.606	_	23.622	
В	0.660	_	0.813	
B1	0.330	_	0.533	
е				

10/04/01


В


2325 Orchard Parkway San Jose, CA 95131

TITLE 68J, 68-lead, Plastic J-leaded Chip Carrier (PLCC) DRAWING NO. REV. 68J



100Q1 - PQFP





COMMON DIMENSIONS


(Unit of Measure = mm)
JEDEC STANDARD MS-022, GC-1

SYMBOL	MIN	NOM	MAX	NOTE
Α	_	3.04	3.4	
A1	0.25	0.33	0.5	
D	23.20 BSC			
Е	17.20 BSC			
E1	14.00 BSC			
В	0.22	-	0.40	
D1	20 BSC			
L	0.73	_	1.03	
е	0.65 BSC			

09/10/2002

	TITLE	DRAWING NO.	REV.
2325 Orchard Parkway San Jose, CA 95131	100Q1 , 100-lead, 14 x 20 mm Body, 3.2 mm Footprint, 0.65 mm Pitch, Plastic Quad Flat Package (PQFP)	100Q1	В

100A - TQFP



COMMON DIMENSIONS

(Unit of Measure = mm)

SYMBOL	MIN	NOM	MAX	NOTE
А	_	_	1.20	
A1	0.05	-	0.15	
A2	0.95	1.00	1.05	
D	15.75	16.00	16.25	
D1	13.90	14.00	14.10	Note 2
Е	15.75	16.00	16.25	
E1	13.90	14.00	14.10	Note 2
В	0.17	_	0.27	
С	0.09	_	0.20	
L	0.45	_	0.75	
е	0.50 TYP			

10/5/2001

Notes:

- 1. This package conforms to JEDEC reference MS-026, Variation AED.
- 2. Dimensions D1 and E1 do not include mold protrusion. Allowable protrusion is 0.25 mm per side. Dimensions D1 and E1 are maximum plastic body size dimensions including mold mismatch.
- 3. Lead coplanarity is 0.08 mm maximum.

AMEL

2325 Orchard Parkway San Jose, CA 95131 TITLE

100A, 100-lead, 14 x 14 mm Body Size, 1.0 mm Body Thickness, 0.5 mm Lead Pitch, Thin Profile Plastic Quad Flat Package (TQFP)

DRAWING NO.	REV.
100A	С





Revision History

Revision	Comments
1409J	Green package options added.



Atmel Corporation

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311

Fax: 1(408) 487-2600

Regional Headquarters

Europe

Atmel Sarl Route des Arsenaux 41 Case Postale 80 CH-1705 Fribourg Switzerland

Tel: (41) 26-426-5555 Fax: (41) 26-426-5500

Asia

Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimshatsui East Kowloon Hong Kong

Tel: (852) 2721-9778 Fax: (852) 2722-1369

Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan

Tel: (81) 3-3523-3551 Fax: (81) 3-3523-7581

Atmel Operations

Memory

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 436-4314

Microcontrollers

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 436-4314

La Chantrerie BP 70602 44306 Nantes Cedex 3, France Tel: (33) 2-40-18-18-18

ASIC/ASSP/Smart Cards

Fax: (33) 2-40-18-19-60

Zone Industrielle 13106 Rousset Cedex, France Tel: (33) 4-42-53-60-00

Fax: (33) 4-42-53-60-01

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA

Tel: 1(719) 576-3300 Fax: 1(719) 540-1759

Scottish Enterprise Technology Park Maxwell Building East Kilbride G75 0QR, Scotland

Tel: (44) 1355-803-000 Fax: (44) 1355-242-743

RF/Automotive

Theresienstrasse 2 Postfach 3535 74025 Heilbronn, Germany Tel: (49) 71-31-67-0 Fax: (49) 71-31-67-2340

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA

Tel: 1(719) 576-3300 Fax: 1(719) 540-1759

Biometrics/Imaging/Hi-Rel MPU/ High Speed Converters/RF Datacom

Avenue de Rochepleine

BP 123

38521 Saint-Egreve Cedex, France

Tel: (33) 4-76-58-30-00 Fax: (33) 4-76-58-34-80

Literature Requests www.atmel.com/literature

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL'S TERMS AND CONDITIONS OF SALE LOCATED ON ATMEL'S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel's products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.

© Atmel Corporation 2005. All rights reserved. Atmel[®], logo and combinations thereof, Everywhere You Are[®] and others, are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.

