

Welcome to E-XFL.COM

Understanding <u>Embedded - CPLDs (Complex</u> <u>Programmable Logic Devices)</u>

Embedded - CPLDs, or Complex Programmable Logic Devices, are highly versatile digital logic devices used in electronic systems. These programmable components are designed to perform complex logical operations and can be customized for specific applications. Unlike fixedfunction ICs, CPLDs offer the flexibility to reprogram their configuration, making them an ideal choice for various embedded systems. They consist of a set of logic gates and programmable interconnects, allowing designers to implement complex logic circuits without needing custom hardware.

Applications of Embedded - CPLDs


Details

E·XFI

| Product Status | Active |
|---------------------------------|---|
| Programmable Type | In System Programmable (min 10K program/erase cycles) |
| Delay Time tpd(1) Max | 20 ns |
| Voltage Supply - Internal | 3V ~ 3.6V |
| Number of Logic Elements/Blocks | - |
| Number of Macrocells | 64 |
| Number of Gates | - |
| Number of I/O | 64 |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 100-TQFP |
| Supplier Device Package | 100-TQFP (14x14) |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/atf1504asvl-20au100 |
| | |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong






| OR/XOR/CASCADE Logic | The ATF1504ASV(L)'s logic structure is designed to efficiently support all types of logic. Within a single macrocell, all the product terms can be routed to the OR gate, creating a 5-input AND/OR sum term. With the addition of the CASIN from neighboring macrocells, this can be expanded to as many as 40 product terms with little additional delay. |
|--------------------------|--|
| | The macrocell's XOR gate allows efficient implementation of compare and arithmetic functions. One input to the XOR comes from the OR sum term. The other XOR input can be a product term or a fixed high- or low-level. For combinatorial outputs, the fixed level input allows polarity selection. For registered functions, the fixed levels allow DeMorgan minimization of product terms. The XOR gate is also used to emulate T- and JK-type flip-flops. |
| Flip-flop | The ATF1504ASV(L)'s flip-flop has very flexible data and control functions. The data input can come from either the XOR gate, from a separate product term or directly from the I/O pin. Selecting the separate product term allows creation of a buried registered feedback within a combinatorial output macrocell. (This feature is automatically implemented by the fitter software). In addition to D, T, JK and SR operation, the flip-flop can also be configured as a flow-through latch. In this mode, data passes through when the clock is high and is latched when the clock is low. |
| | The clock itself can either be one of the Global CLK Signal (GCK[0 : 2]) or an individual product term. The flip-flop changes state on the clock's rising edge. When the GCK signal is used as the clock, one of the macrocell product terms can be selected as a clock enable. When the clock enable function is active and the enable signal (product term) is low, all clock edges are ignored. The flip-flop's asynchronous reset signal (AR) can be either the Global Clear (GCLEAR), a product term, or always off. AR can also be a logic OR of GCLEAR with a product term. The asynchronous preset (AP) can be a product term or always off. |
| Extra Feedback | The ATF1504ASV(L) macrocell output can be selected as registered or combinatorial. The extra buried feedback signal can be either combinatorial or a registered signal regardless of whether the output is combinatorial or registered. (This enhancement function is automatically implemented by the fitter software.) Feedback of a buried com- binatorial output allows the creation of a second latch within a macrocell. |
| I/O Control | The output enable multiplexer (MOE) controls the output enable signal. Each I/O can be individually configured as an input, output or for bi-directional operation. The output enable for each macrocell can be selected from the true or compliment of the two output enable pins, a subset of the I/O pins, or a subset of the I/O macrocells. This selection is automatically done by the fitter software when the I/O is configured as an input, all macrocell resources are still available, including the buried feedback, expander and cascade logic. |
| Global Bus/Switch Matrix | The global bus contains all input and I/O pin signals as well as the buried feedback sig- nal from all 64 macrocells. The switch matrix in each logic block receives as its inputs all signals from the global bus. Under software control, up to 40 of these signals can be selected as inputs to the logic block. |
| Foldback Bus | Each macrocell also generates a foldback product term. This signal goes to the regional bus and is available to four macrocells. The foldback is an inverse polarity of one of the macrocell's product terms. The four foldback terms in each region allow generation of high fan-in sum terms (up to nine product terms) with little additional delay. |

AIMEI

Figure 1. ATF1504ASV(L) Macrocell



Programmable Pin-keeper Option for Inputs and I/Os

The ATF1504ASV(L) offers the option of programming all input and I/O pins so that pin keeper circuits can be utilized. When any pin is driven high or low and then subsequently left floating, it will stay at that previous high- or low-level. This circuitry prevents unused input and I/O lines from floating to intermediate voltage levels, which causes unnecessary power consumption and system noise. The keeper circuits eliminate the need for external pull-up resistors and eliminate their DC power consumption.



| | R |
|--|---|

| Programming | ATF1504ASV(L) devices are in-system programmable (ISP) devices utilizing the 4-pin JTAG protocol. This capability eliminates package handling normally required for pro- gramming and facilitates rapid design iterations and field changes. | | | | | | |
|-------------------------------|---|--|--|--|--|--|--|
| | Atmel provides ISP hardware and software to allow programming of the ATF1504ASV(L) via the PC. ISP is performed by using either a download cable, a comparable board tester or a simple microprocessor interface. | | | | | | |
| | To facilitate ISP programming by the Automated Test Equipment (ATE) vendors. Serial Vector Format (SVF) files can be created by Atmel provided software utilities. | | | | | | |
| | ATF1504ASV(L) devices can also be programmed using standard third-party program- mers. With third-party programmer the JTAG ISP port can be disabled thereby allowing four additional I/O pins to be used for logic. | | | | | | |
| | Contact your local Atmel representatives or Atmel PLD applications for details. | | | | | | |
| ISP Programming Protection | The ATF1504ASV(L) has a special feature that locks the device and prevents the inputs and I/O from driving if the programming process is interrupted for any reason. The inputs and I/O default to high-Z state during such a condition. In addition the pin keeper option preserves the former state during device programming, if this circuit were previ- ously programmed on the device. This prevents disturbing the operation of other circuits in the system while the ATF1504ASV(L) is being programmed via ISP. | | | | | | |
| | All ATF1504ASV(L) devices are initially shipped in the erased state thereby making them ready to use for ISP. | | | | | | |
| | Note: For more information refer to the "Designing for In-System Programmability with Atmel CPLDs" application note. | | | | | | |




Absolute Maximum Ratings*

| Temperature Under Bias40°C to +85°C |
|--|
| Storage Temperature65°C to +150°C |
| Voltage on Any Pin with Respect to Ground2.0V to +7.0V ⁽¹⁾ |
| Voltage on Input Pins with Respect to Ground During Programming2.0V to +14.0V ⁽¹⁾ |
| Programming Voltage with Respect to Ground2.0V to +14.0V ⁽¹⁾ |

Timing Model

- *NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
- Note: 1. Minimum voltage is -0.6V DC, which may undershoot to -2.0V for pulses of less than 20 ns. Maximum output pin voltage is V_{CC} + 0.75V DC, which may overshoot to 7.0V for pulses of less than 20 ns.



AC Characteristics

| | | -1 | 15 | -2 | | | |
|-------------------|--|------|-----|------|------|-------|--|
| Symbol | Parameter | Min | Max | Min | Max | Units | |
| t _{PD1} | Input or Feedback to Non-Registered Output | 3 | 15 | | 20 | ns | |
| t _{PD2} | I/O Input or Feedback to Non-Registered Feedback | 3 | 12 | | 16 | ns | |
| t _{SU} | Global Clock Setup Time | 11 | | 13.5 | | ns | |
| t _H | Global Clock Hold Time | 0 | | 0 | | ns | |
| t _{FSU} | Global Clock Setup Time of Fast Input | 3 | | 3 | | ns | |
| t _{FH} | Global Clock Hold Time of Fast Input | 1.0 | | 2 | | MHz | |
| t _{COP} | Global Clock to Output Delay | | 9 | | 12 | ns | |
| t _{CH} | Global Clock High Time | 5 | | 6 | | ns | |
| t _{CL} | Global Clock Low Time | 5 | | 6 | | ns | |
| t _{ASU} | Array Clock Setup Time | 5 | | 7 | | ns | |
| t _{AH} | Array Clock Hold Time | 4 | | 4 | | ns | |
| t _{ACOP} | Array Clock Output Delay | | 15 | | 18.5 | ns | |
| t _{ACH} | Array Clock High Time | 6 | | 8 | | ns | |
| t _{ACL} | Array Clock Low Time | 6 | | 8 | | ns | |
| t _{CNT} | Minimum Clock Global Period | | 13 | | 17 | ns | |
| f _{CNT} | Maximum Internal Global Clock Frequency | 76.9 | | 66 | | MHz | |
| t _{ACNT} | Minimum Array Clock Period | | 13 | | 17 | ns | |
| f _{ACNT} | Maximum Internal Array Clock Frequency | 76.9 | | 58.8 | | MHz | |
| f _{MAX} | Maximum Clock Frequency | 100 | | 83.3 | | MHz | |
| t _{IN} | Input Pad and Buffer Delay | | 2 | | 2.5 | ns | |
| t _{IO} | I/O Input Pad and Buffer Delay | | 2 | | 2.5 | ns | |
| t _{FIN} | Fast Input Delay | | 2 | | 2 | ns | |
| t _{SEXP} | Foldback Term Delay | | 8 | | 10 | ns | |
| t _{PEXP} | Cascade Logic Delay | | 1 | | 1 | ns | |
| t _{LAD} | Logic Array Delay | | 6 | | 8 | ns | |
| t _{LAC} | Logic Control Delay | | 3.5 | | 4.5 | ns | |
| t _{IOE} | Internal Output Enable Delay | | 3 | | 3 | ns | |
| t _{OD1} | Output Buffer and Pad Delay (Slow slew rate = OFF; $V_{CCIO} = 5V$; $C_L = 35 \text{ pF}$) | | 3 | | 4 | ns | |
| t _{OD2} | Output Buffer and Pad Delay (Slow slew rate = OFF; $V_{CCIO} = 3.3V$; $C_L = 35 \text{ pF}$) | | 3 | | 4 | ns | |
| t _{OD3} | Output Buffer and Pad Delay (Slow slew rate = ON; V_{CCIO} = 5V or 3.3V; C_L = 35 pF) | | 5 | | 6 | ns | |
| t _{ZX1} | Output Buffer Enable Delay (Slow slew rate = OFF; $V_{CCIO} = 5.0V$; $C_L = 35 \text{ pF}$) | | 7 | | 9 | ns | |





AC Characteristics (Continued)


| | | - | 15 | -2 | | |
|-------------------|---|-----|-----|-----|-----|-------|
| Symbol | Parameter | Min | Max | Min | Max | Units |
| t _{ZX2} | Output Buffer Enable Delay (Slow slew rate = OFF; V_{CCIO} = 3.3V; C_L = 35 pF) | | 7 | | 9 | ns |
| t _{ZX3} | Output Buffer Enable Delay (Slow slew rate = ON; $V_{CCIO} = 5.0V/3.3V$; $C_L = 35 \text{ pF}$) | | 10 | | 11 | ns |
| t _{xz} | Output Buffer Disable Delay ($C_L = 5 \text{ pF}$) | | 6 | | 7 | ns |
| t _{SU} | Register Setup Time | 5 | | 6 | | ns |
| t _H | Register Hold Time | 4 | | 5 | | ns |
| t _{FSU} | Register Setup Time of Fast Input | 2 | | 2 | | ns |
| t _{FH} | Register Hold Time of Fast Input | 2 | | 2 | | ns |
| t _{RD} | Register Delay | | 2 | | 2.5 | ns |
| t _{COMB} | Combinatorial Delay | | 2 | | 3 | ns |
| t _{IC} | Array Clock Delay | | 6 | | 7 | ns |
| t _{EN} | Register Enable Time | | 6 | | 7 | ns |
| t _{GLOB} | Global Control Delay | | 2 | | 3 | ns |
| t _{PRE} | Register Preset Time | | 4 | | 5 | ns |
| t _{CLR} | Register Clear Time | | 4 | | 5 | ns |
| t _{UIM} | Switch Matrix Delay | | 2 | | 2.5 | ns |
| t _{RPA} | Reduced-power Adder ⁽²⁾ | | 10 | | 13 | ns |

Notes: 1. See ordering information for valid part numbers.

2. The t_{RPA} parameter must be added to the t_{LAD}, t_{LAC},t_{TIC}, t_{ACL}, and t_{SEXP} parameters for macrocells running in the reducedpower mode.


3. See ordering information for valid part numbers.

Input Test Waveforms and Measurement Levels



 t_R , t_F = 1.5 ns typical

Output AC Test Loads



14 **ATF1504ASV(L)**

Power-down Mode

The ATF1504ASV(L) includes an optional pin-controlled power-down feature. When this mode is enabled, the PD pin acts as the power-down pin. When the PD pin is high, the device supply current is reduced to less than 3 mA. During power down, all output data and internal logic states are latched internally and held. Therefore, all registered and combinatorial output data remain valid. Any outputs that were in a High-Z state at the onset will remain at High-Z. During power down, all input signals except the power-down pin are blocked. Input and I/O hold latches remain active to ensure that pins do not float to indeterminate levels, further reducing system power. The power-down mode feature is enabled in the logic design file or as a fitted or translated s/w option. Designs using the power-down pin may not use the PD pin as a logic array input. However, all other PD pin macrocell resources may still be used, including the buried feedback and foldback product term array inputs.

| | | - | -: | | | |
|-------------------|---|-----|-----|-----|-----|-------|
| Symbol | Parameter | Min | Max | Min | Max | Units |
| t _{IVDH} | Valid I, I/O before PD High | 15 | | 20 | | ns |
| t _{GVDH} | Valid OE ⁽²⁾ before PD High | 15 | | 20 | | ns |
| t _{CVDH} | Valid Clock ⁽²⁾ before PD High | 15 | | 20 | | ns |
| t _{DHIX} | I, I/O Don't Care after PD High | | 25 | | 30 | ns |
| t _{DHGX} | OE ⁽²⁾ Don't Care after PD High | | 25 | | 30 | ns |
| t _{DHCX} | Clock ⁽²⁾ Don't Care after PD High | | 25 | | 30 | ns |
| t _{DLIV} | PD Low to Valid I, I/O | | 1 | | 1 | μs |
| t _{DLGV} | PD Low to Valid OE (Pin or Term) | | 1 | | 1 | μs |
| t _{DLCV} | PD Low to Valid Clock (Pin or Term) | | 1 | | 1 | μs |
| t _{DLOV} | PD Low to Valid Output | | 1 | | 1 | μs |

Power Down AC Characteristics⁽¹⁾⁽²⁾

Notes: 1. For slow slew outputs, add t_{SSO}.

2. Pin or product term.


3. Includes t_{RPA} for reduced-power bit enabled.






| JTAG-BST/ISP Overview | The JTAG boundary-scan testing is controlled by the Test Access Port (TAP) controller in the ATF1504ASV(L). The boundary-scan technique involves the inclusion of a shift- register stage (contained in a boundary-scan cell) adjacent to each component so that signals at component boundaries can be controlled and observed using scan testing principles. Each input pin and I/O pin has its own boundary-scan cell (BSC) in order to support boundary-scan testing. The ATF1504ASV(L) does not currently include a Test Reset (TRST) input pin because the TAP controller is automatically reset at power-up. The five JTAG modes supported include: SAMPLE/PRELOAD, EXTEST, BYPASS, IDCODE and HIGHZ. The ATF1504ASV(L)'s ISP can be fully described using JTAG's BSDL as described in IEEE Standard 1149.1b. This allows ATF1504ASV(L) program- ming to be described and implemented using any one of the third-party development tools supporting this standard. |
|--|--|
| | The ATF1504ASV(L) has the option of using four JTAG-standard I/O pins for boundary- scan testing (BST) and in-system programming (ISP) purposes. The ATF1504ASV(L) is programmable through the four JTAG pins using the IEEE standard JTAG programming protocol established by IEEE Standard 1149.1 using 5V TTL-level programming signals from the ISP interface for in-system programming. The JTAG feature is a programmable option. If JTAG (BST or ISP) is not needed, then the four JTAG control pins are avail- able as I/O pins. |
| JTAG Boundary-scan Cell (BSC) Testing | The ATF1504ASV(L) contains up to 68 I/O pins and four input pins, depending on the device type and package type selected. Each input pin and I/O pin has its own bound- ary-scan cell (BSC) in order to support boundary-scan testing as described in detail by IEEE Standard 1149.1. A typical BSC consists of three capture registers or scan regis- ters and up to two update registers. There are two types of BSCs, one for input or I/O pin, and one for the macrocells. The BSCs in the device are chained together through the capture registers. Input to the capture register chain is fed in from the TDI pin while the output is directed to the TDO pin. Capture registers are used to capture active device data signals, to shift data in and out of the device and to load data into the update registers. Control signals are generated internally by the JTAG TAP controller. The BSC configuration for the input and I/O pins and macrocells are shown below. |


BSC Configuration for Input and I/O Pins (Except JTAG TAP Pins)



Note: The ATF1504ASV(L) has pull-up option on TMS and TDI pins. This feature is selected as a design option.

BSC Configuration for Macrocell






Macrocell BSC




ATF1504ASV I/O Pinouts


| | | | | | | 100- | 100- | | | | | | | 100- | 100- |
|------------|-----------|-----------------|-----------------|-----------------|-----------------|--------------|--------------|-------------------|-------------|-----------------|-----------------|-----------------|-----------------|--------------|--------------|
| МС | PLC | 44-lead PLCC | 44-lead TQFP | 68-lead PLCC | 84-lead PLCC | lead PQFP | lead TQFP | МС | PLC | 44-lead PLCC | 44-lead TQFP | 68-lead PLCC | 84-lead PLCC | lead PQFP | lead TQFP |
| 1 | Α | 12 | 6 | 18 | 22 | 16 | 14 | 33 | С | 24 | 18 | 36 | 44 | 42 | 40 |
| 2 | Α | - | - | - | 21 | 15 | 13 | 34 | С | - | - | - | 45 | 43 | 41 |
| 3 | A/ PD1 | 11 | 5 | 17 | 20 | 14 | 12 | 35 | C/ PD2 | 25 | 19 | 37 | 46 | 44 | 42 |
| 4 | Α | 9 | 3 | 15 | 18 | 12 | 10 | 36 | С | 26 | 20 | 39 | 48 | 46 | 44 |
| 5 | А | 8 | 2 | 14 | 17 | 11 | 9 | 37 | С | 27 | 21 | 40 | 49 | 47 | 45 |
| 6 | А | - | - | 13 | 16 | 10 | 8 | 38 | С | - | - | 41 | 50 | 48 | 46 |
| 7 | А | - | - | - | 15 | 8 | 6 | 39 | С | - | - | - | 51 | 49 | 47 |
| 8/ TDI | А | 7 | 1 | 12 | 14 | 6 | 4 | 40 | С | 28 | 22 | 42 | 52 | 50 | 48 |
| 9 | А | - | - | 10 | 12 | 4 | 100 | 41 | С | 29 | 23 | 44 | 54 | 54 | 52 |
| 10 | Α | - | - | - | 11 | 3 | 99 | 42 | С | - | - | - | 55 | 56 | 54 |
| 11 | А | 6 | 44 | 9 | 10 | 100 | 98 | 43 | С | - | - | 45 | 56 | 58 | 56 |
| 12 | А | - | - | 8 | 9 | 99 | 97 | 44 | С | - | - | 46 | 57 | 59 | 57 |
| 13 | А | - | - | 7 | 8 | 98 | 96 | 45 | С | - | - | 47 | 58 | 60 | 58 |
| 14 | А | 5 | 43 | 5 | 6 | 96 | 94 | 46 | С | 31 | 25 | 49 | 60 | 62 | 60 |
| 15 | А | - | - | - | 5 | 95 | 93 | 47 | С | - | - | - | 61 | 63 | 61 |
| 16 | Α | 4 | 42 | 4 | 4 | 94 | 92 | 48/ TCK | с | 32 | 26 | 50 | 62 | 64 | 62 |
| 17 | В | 21 | 15 | 33 | 41 | 39 | 37 | 49 | D | 33 | 27 | 51 | 63 | 65 | 63 |
| 18 | В | - | - | - | 40 | 38 | 36 | 50 | D | - | - | - | 64 | 66 | 64 |
| 19 | В | 20 | 14 | 32 | 39 | 37 | 35 | 51 | D | 34 | 28 | 52 | 65 | 67 | 65 |
| 20 | В | 19 | 13 | 30 | 37 | 35 | 33 | 52 | D | 36 | 30 | 54 | 67 | 69 | 67 |
| 21 | В | 18 | 12 | 29 | 36 | 34 | 32 | 53 | D | 37 | 31 | 55 | 68 | 70 | 68 |
| 22 | В | - | - | 28 | 35 | 33 | 31 | 54 | D | - | - | 56 | 69 | 71 | 69 |
| 23 | В | - | - | - | 34 | 32 | 30 | 55 | D | - | - | - | 70 | 73 | 71 |
| 24 | В | 17 | 11 | 27 | 33 | 31 | 29 | 56/ TDO | D | 38 | 32 | 57 | 71 | 75 | 73 |
| 25 | В | 16 | 10 | 25 | 31 | 27 | 25 | 57 | D | 39 | 33 | 59 | 73 | 77 | 75 |
| 26 | В | - | - | - | 30 | 25 | 23 | 58 | D | - | - | - | 74 | 78 | 76 |
| 27 | В | - | - | 24 | 29 | 23 | 21 | 59 | D | - | - | 60 | 75 | 81 | 79 |
| 28 | В | - | - | 23 | 28 | 22 | 20 | 60 | D | - | - | 61 | 76 | 82 | 80 |
| 29 | В | - | - | 22 | 27 | 21 | 19 | 61 | D | - | - | 62 | 77 | 83 | 81 |
| 30 | В | 14 | 8 | 20 | 25 | 19 | 17 | 62 | D | 40 | 34 | 64 | 79 | 85 | 83 |
| 31 | В | - | - | - | 24 | 18 | 16 | 63 | D | - | - | - | 80 | 86 | 84 |
| 32/ TMS | В | 13 | 7 | 19 | 23 | 17 | 15 | 64 | D/ GCLK3 | 41 | 35 | 65 | 81 | 87 | 85 |





INPUT CLAMP CURRENT VS. INPUT VOLTAGE (V_{CC} = 3.3V, T_A = 25°C)









Ordering Information

| t _{PD} (ns) | t _{CO1} (ns) | f _{MAX} (MHz) | Ordering Code | Package | Operation Range |
|-------------------------|--------------------------|---------------------------|-------------------------------------|---------|------------------|
| | | | ATF1504ASV-15 AC44 | 44A | |
| | | | ATF1504ASV-15 JC44 | 44J | |
| 15 | 8 | 100 | ATF1504ASV-15 JC68 ⁽²⁾ | 68J | Commercial |
| 15 | 8 | 100 | ATF1504ASV-15 JC84 ⁽³⁾ | 84J | (0°C to 70°C) |
| | | | ATF1504ASV-15 QC100 ⁽²⁾ | 100Q1 | |
| | | | ATF1500ASV-15 AC100 | 100A | |
| | | | ATF1504ASV-15 AI44 | 44A | |
| | | | ATF1504ASV-15 JI44 | 44J | |
| 15 | 8 | 100 | ATF1504ASV-15 JI68 | 68J | Industrial |
| 10 | 0 | | ATF1504ASV-15 JI84 | 84J | (-40°C to +85°C) |
| | | | ATF1504ASV-15 QI100 | 100Q1 | |
| | | | ATF1504ASV-15 AI100 | 100A | |
| | | | ATF1504ASVL-20 AC44 | 44A | |
| | | | ATF1504ASVL-20 JC44 | 44J | |
| 20 | 12 | 00.0 | ATF1504ASVL-20 JC68 ⁽²⁾ | 68J | Commercial |
| 20 | 12 | 83.3 | ATF1504ASVL-20 JC84 ⁽³⁾ | 84J | (0°C to 70°C) |
| | | | ATF1504ASVL-20 QC100 ⁽²⁾ | 100Q1 | |
| | | | ATF1504ASVL-20 AC100 | 100A | |
| | | | ATF1504ASVL-20 AI44 | 44A | |
| | | | ATF1504ASVL-20 JI44 | 44J | |
| 20 | 12 | 83.3 | ATF1504ASVL-20 JI68 | 68J | Industrial |
| 20 | 12 | 00.0 | ATF1504ASVL-20 JI84 | 84J | (-40°C to +85°C) |
| | | | ATF1504ASVL-20 QI100 | 100Q1 | |
| | | | ATF1504ASVL-20 AI100 | 100A | |

ATF1504ASV(L) Standard Package Options

Note: 1. The last time buy is Sept. 30, 2005 for shaded parts.

2. The recommended migration for QC100 or JC68 packages is the AU100 or the smaller JU44 packages.

3. The recommended migration for the JC84 package is the ATF1508ASV-15JU84

Using "C" Product for Industrial

There is very little risk in using "C" devices for industrial applications because the V_{CC} conditions for 3.3V products are the same for commercial and industrial (there is only 15°C difference at the high end of the temperature range). To use commercial product for industrial temperature ranges, de-rate I_{CC} by 15%.

| t _{PD} (ns) | t _{co1} (ns) | f _{MAX} (MHz) | Ordering Code | Package | Operation Range |
|-------------------------|--------------------------|---------------------------|----------------------|--------------------------------|------------------|
| | | | ATF1504ASV-15 AU44 | 44A | Induction |
| 15 | 15 8 100 | ATF1504ASV-15 JU44 | 44J | Industrial (-40°C to +85°C) | |
| | | ATF1504ASV-15 AU100 | ATF1504ASV-15 AU100 | 100A | (-40 C t0 +85 C) |
| | | | ATF1504ASVL-20 AU44 | 44A | Industrial |
| 20 12 | 83.3 | ATF1504ASVL-20 JU44 | 44J | Industrial | |
| | | | ATF1504ASVL-20 AU100 | 100A | (-40°C to +85°C) |

ATF1504ASV(L) Green Package Options (Pb/Halide-free/RoHS Compliant)


| Package Type | |
|--------------|--|
| 44 A | 44-lead, Thin Plastic Gull Wing Quad Flatpack (TQFP) |
| 44J | 44-lead, Plastic J-leaded Chip Carrier (PLCC) |
| 68J | 68-lead, Plastic J-leaded Chip Carrier (PLCC) |
| 84J | 84-lead, Plastic J-leaded Chip Carrier (PLCC) |
| 100Q1 | 100-lead, 14 x 20 mm Body, Plastic Quad Flat Package (PQFP) |
| 100A | 100-lead, 14 x 14 mm Body, Thin Profile Plastic Quad Flat Package (TQFP) |






Packaging Information

44A – TQFP



24 ATF1504ASV(L)


44J – PLCC








68J – PLCC




84J – PLCC







100Q1 - PQFP



100A – TQFP

