



Welcome to **E-XFL.COM**

Understanding Embedded - CPLDs (Complex Programmable Logic Devices)

Embedded - CPLDs, or Complex Programmable Logic Devices, are highly versatile digital logic devices used in electronic systems. These programmable components are designed to perform complex logical operations and can be customized for specific applications. Unlike fixed-function ICs, CPLDs offer the flexibility to reprogram their configuration, making them an ideal choice for various embedded systems. They consist of a set of logic gates and programmable interconnects, allowing designers to implement complex logic circuits without needing custom hardware.

Applications of Embedded - CPLDs


| Details | |
|---------------------------------|---|
| Product Status | Obsolete |
| Programmable Type | In System Programmable (min 10K program/erase cycles) |
| Delay Time tpd(1) Max | 20 ns |
| Voltage Supply - Internal | 3V ~ 3.6V |
| Number of Logic Elements/Blocks | - |
| Number of Macrocells | 64 |
| Number of Gates | - |
| Number of I/O | 64 |
| Operating Temperature | 0°C ~ 70°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 100-BQFP |
| Supplier Device Package | 100-PQFP (14x20) |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/atf1504asvl-20qc100 |

Email: info@E-XFL.COM


Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong




44-lead TQFP **Top View**




44-lead PLCC **Top View**




68-lead PLCC **Top View**



84-lead PLCC **Top View**



100-lead PQFP **Top View** 80 NC 79 NC 78 1/0 77 1/0 NC 🗆 NC II 2 1/0 🗆 3 1/0 □ VCCIO □ 76 GND I/O/TDI ☐ 6 NC ☐ 7 75 | I/O/TDO 74 | NC 1/0 □ 73 1/0 72 NC 71 1/0 NC □ 9 I/O □ 10 I/O 🗆 11 70 1/0 1/0 🗆 12 69 🗖 1/0 68 VCCIO GND 13 67 | I/O 66 | I/O I/O/PD1 | 14 I/O | 15 65 | I/O 64 | I/O/TCK 63 | I/O 1/0 □ 16 I/O/TMS 17 1/0 🗆 18 I/O □ 19 62 1/0 61 GND 60 1/0 VCCIO 🗆 20 1/0 🗆 21 1/0 🗆 22 59 1/0 58 | I/O 57 | NC 56 | I/O 1/0 □ 23 NC ☐ 24 I/O ☐ 25 NC ☐ 26 55 🗆 NC 54 | 1/O 53 | VCCIO I/O 🗆 27 GND ☐ 28 NC ☐ 29 52 NC 51 NC NC ☐ 30 VCCIN (1988) VCCIN (1988)







Description


The ATF1504ASV(L) is a high-performance, high-density complex programmable logic device (CPLD) that utilizes Atmel's proven electrically-erasable memory technology. With 64 logic macrocells and up to 68 inputs, it easily integrates logic from several TTL, SSI, MSI, LSI and classic PLDs. The ATF1504ASV(L)'s enhanced routing switch matrices increase usable gate count and the odds of successful pin-locked design modifications.

The ATF1504ASV(L) has up to 68 bi-directional I/O pins and four dedicated input pins, depending on the type of device package selected. Each dedicated pin can also serve as a global control signal, register clock, register reset or output enable. Each of these control signals can be selected for use individually within each macrocell.

Each of the 64 macrocells generates a buried feedback that goes to the global bus. Each input and I/O pin also feeds into the global bus. The switch matrix in each logic block then selects 40 individual signals from the global bus. Each macrocell also generates a foldback logic term that goes to a regional bus. Cascade logic between macrocells in the ATF1504ASV(L) allows fast, efficient generation of complex logic functions. The ATF1504ASV(L) contains four such logic chains, each capable of creating sum term logic with a fan-in of up to 40 product terms.

The ATF1504ASV(L) macrocell, shown in Figure 1, is flexible enough to support highly-complex logic functions operating at high speed. The macrocell consists of five sections: product terms and product term select multiplexer, OR/XOR/CASCADE logic, a flip-flop, output select and enable, and logic array inputs.

Block Diagram



Unused product terms are automatically disabled by the compiler to decrease power consumption. A security fuse, when programmed, protects the contents of the ATF1504ASV(L). Two bytes (16 bits) of User Signature are accessible to the user for purposes such as storing project name, part number, revision or date. The User Signature is accessible regardless of the state of the security fuse.

The ATF1504ASV(L) device is an in-system programmable (ISP) device. It uses the industry-standard 4-pin JTAG interface (IEEE Std. 1149.1), and is fully-compliant with JTAG's Boundary-scan Description Language (BSDL). ISP allows the device to be programmed without removing it from the printed circuit board. In addition to simplifying the manufacturing flow, ISP also allows design modifications to be made in the field via software.


Product Terms and Select Mux

Each ATF1504ASV(L) macrocell has five product terms. Each product term receives as its inputs all signals from both the global bus and regional bus.

The product term select multiplexer (PTMUX) allocates the five product terms as needed to the macrocell logic gates and control signals. The PTMUX programming is determined by the design compiler, which selects the optimum macrocell configuration.



Figure 1. ATF1504ASV(L) Macrocell




Programmable Pin-keeper Option for Inputs and I/Os


The ATF1504ASV(L) offers the option of programming all input and I/O pins so that pin keeper circuits can be utilized. When any pin is driven high or low and then subsequently left floating, it will stay at that previous high- or low-level. This circuitry prevents unused input and I/O lines from floating to intermediate voltage levels, which causes unnecessary power consumption and system noise. The keeper circuits eliminate the need for external pull-up resistors and eliminate their DC power consumption.



Input Diagram



I/O Diagram



Speed/Power Management

The ATF1504ASV(L) has several built-in speed and power management features. The ATF1504ASV(L) contains circuitry that automatically puts the device into a low power standby mode when no logic transitions are occurring. This not only reduces power consumption during inactive periods, but also provides proportional power savings for most applications running at system speeds below 5 MHz. This feature may be selected as a device option.

To further reduce power, each ATF1504ASV(L) macrocell has a reduced-power bit feature. This feature allows individual macrocells to be configured for maximum power savings. This feature may be selected as a design option.

All ATF1504ASV(L) also have an optional power-down mode. In this mode, current drops to below 5 mA. When the power-down option is selected, either PD1 or PD2 pins (or both) can be used to power down the part. The power-down option is selected in the design source file. When enabled, the device goes into power down when either PD1 or PD2 is high. In the power-down mode, all internal logic signals are latched and held, as are any enabled outputs.

All pin transitions are ignored until the PD pin is brought low. When the power-down feature is enabled, the PD1 or PD2 pin cannot be used as a logic input or output. However, the pin's macrocell may still be used to generate buried foldback and cascade logic signals.



Programming

ATF1504ASV(L) devices are in-system programmable (ISP) devices utilizing the 4-pin JTAG protocol. This capability eliminates package handling normally required for programming and facilitates rapid design iterations and field changes.

Atmel provides ISP hardware and software to allow programming of the ATF1504ASV(L) via the PC. ISP is performed by using either a download cable, a comparable board tester or a simple microprocessor interface.

To facilitate ISP programming by the Automated Test Equipment (ATE) vendors. Serial Vector Format (SVF) files can be created by Atmel provided software utilities.

ATF1504ASV(L) devices can also be programmed using standard third-party programmers. With third-party programmer the JTAG ISP port can be disabled thereby allowing four additional I/O pins to be used for logic.

Contact your local Atmel representatives or Atmel PLD applications for details.

ISP Programming Protection

The ATF1504ASV(L) has a special feature that locks the device and prevents the inputs and I/O from driving if the programming process is interrupted for any reason. The inputs and I/O default to high-Z state during such a condition. In addition the pin keeper option preserves the former state during device programming, if this circuit were previously programmed on the device. This prevents disturbing the operation of other circuits in the system while the ATF1504ASV(L) is being programmed via ISP.

All ATF1504ASV(L) devices are initially shipped in the erased state thereby making them ready to use for ISP.

Note: For more information refer to the "Designing for In-System Programmability with Atmel CPLDs" application note.

DC and AC Operating Conditions

| | Commercial | Industrial |
|-------------------------------------|-------------|--------------|
| Operating Temperature (Ambient)) | 0°C - 70°C | -40°C - 85°C |
| V _{CC} (3.3V) Power Supply | 3.0V - 3.6V | 3.0V - 3.6V |

DC Characteristics

| Symbol | Parameter | Condition | Condition | | | Тур | Max | Units |
|---------------------------------|---|---|---|------|-------------------------|-----|-------------------------|-------|
| I _{IL} | Input or I/O Low Leakage Current | V _{IN} = V _{CC} | $V_{IN} = V_{CC}$ | | | -2 | -10 | μΑ |
| I _{IH} | Input or I/O High Leakage Current | | | | | 2 | 10 | |
| I _{OZ} | Tri-State Output Off-State Current | $V_O = V_{CC}$ or G | ND | | -40 | | 40 | μΑ |
| | | | Ctd Mada | Com. | | 60 | | mA |
| | Power Supply Current, | V _{CC} = Max | Std Mode | Ind. | | 75 | | mA |
| I _{CC1} | Standby | $V_{IN} = 0, V_{CC}$ | ((1 2) B.A1 - | Com. | | 5 | | μΑ |
| | | | "L" Mode | Ind. | | 5 | | μΑ |
| I _{CC2} | Power Supply Current, Power-down Mode | $V_{CC} = Max$ $V_{IN} = 0, V_{CC}$ | | | | 0.1 | 5 | mA |
| . (2) | Reduced-power Mode Supply Current, Standby | $V_{CC} = Max$ $V_{IN} = 0, V_{CC}$ | Std Power | Com | | 40 | | ma |
| I _{CC3} ⁽²⁾ | | | | Ind | | 55 | | |
| V _{IL} | Input Low Voltage | | | | -0.3 | | 0.8 | V |
| V _{IH} | Input High Voltage | | | | 1.7 | | V _{CCIO} + 0.3 | V |
| | O | V _{IN} = V _{IH} or V _{II} | V = V or V | | | | 0.45 | V |
| | Output Low Voltage (TTL) | $V_{CCIO} = Min, I_{C}$ | - | Ind. | | | 0.45 | |
| V_{OL} | | V _{IN} = V _{IH} or V _{II} | | Com. | | | 0.2 | V |
| | Output Low Voltage (CMOS) | $V_{CC} = Min, I_{OL}$ | | Ind. | | | 0.2 | V |
| | Output High Voltage - 3.3V (TTL) | | $V_{IN} = V_{IH}$ or V_{IL} $V_{CCIO} = Min, I_{OH} = -2.0 \text{ mA}$ | | 2.4 | | | ٧ |
| V _{OH} | Output High Voltage - 3.3V (CMOS) | $V_{IN} = V_{IH} \text{ or } V_{II}$ $V_{CCIO} = \text{Min, } I_{COIO}$ | | | V _{CCIO} - 0.2 | | | ٧ |

Notes: 1. Not more than one output at a time should be shorted. Duration of short circuit test should not exceed 30 sec.

Pin Capacitance

| | Тур | Max | Units | Conditions |
|------------------|-----|-----|-------|------------------------------------|
| C _{IN} | | 8 | pF | V _{IN} = 0V; f = 1.0 MHz |
| C _{I/O} | | 8 | pF | V _{OUT} = 0V; f = 1.0 MHz |

Note: Typical values for nominal supply voltage. This parameter is only sampled and is not 100% tested. The OGI pin (high-voltage pin during programming) has a maximum capacitance of 12 pF.



^{2.} When microcell reduced-power feature is enabled.



Absolute Maximum Ratings*

| Temperature Under Bias40°C to +85°C |
|--|
| Storage Temperature65°C to +150°C |
| Voltage on Any Pin with Respect to Ground2.0V to +7.0V ⁽¹⁾ |
| Voltage on Input Pins with Respect to Ground During Programming2.0V to +14.0V ⁽¹⁾ |
| Programming Voltage with Respect to Ground2.0V to +14.0V ⁽¹⁾ |


*NOTICE:

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note:

Minimum voltage is -0.6V DC, which may undershoot to -2.0V for pulses of less than 20 ns. Maximum output pin voltage is V_{CC} + 0.75V DC, which may overshoot to 7.0V for pulses of less than 20 ns.

Timing Model



AC Characteristics

| | | | 15 | -2 | 20 | |
|-------------------|--|------|-----|------|------|-------|
| Symbol | Parameter | Min | Max | Min | Max | Units |
| t _{PD1} | Input or Feedback to Non-Registered Output | 3 | 15 | | 20 | ns |
| t _{PD2} | I/O Input or Feedback to Non-Registered Feedback | 3 | 12 | | 16 | ns |
| t _{SU} | Global Clock Setup Time | 11 | | 13.5 | | ns |
| t _H | Global Clock Hold Time | 0 | | 0 | | ns |
| t _{FSU} | Global Clock Setup Time of Fast Input | 3 | | 3 | | ns |
| t _{FH} | Global Clock Hold Time of Fast Input | 1.0 | | 2 | | MHz |
| t _{COP} | Global Clock to Output Delay | | 9 | | 12 | ns |
| t _{CH} | Global Clock High Time | 5 | | 6 | | ns |
| t _{CL} | Global Clock Low Time | 5 | | 6 | | ns |
| t _{ASU} | Array Clock Setup Time | 5 | | 7 | | ns |
| t _{AH} | Array Clock Hold Time | 4 | | 4 | | ns |
| t _{ACOP} | Array Clock Output Delay | | 15 | | 18.5 | ns |
| t _{ACH} | Array Clock High Time | 6 | | 8 | | ns |
| t _{ACL} | Array Clock Low Time | 6 | | 8 | | ns |
| t _{CNT} | Minimum Clock Global Period | | 13 | | 17 | ns |
| f _{CNT} | Maximum Internal Global Clock Frequency | 76.9 | | 66 | | MHz |
| t _{ACNT} | Minimum Array Clock Period | | 13 | | 17 | ns |
| f _{ACNT} | Maximum Internal Array Clock Frequency | 76.9 | | 58.8 | | MHz |
| f _{MAX} | Maximum Clock Frequency | 100 | | 83.3 | | MHz |
| t _{IN} | Input Pad and Buffer Delay | | 2 | | 2.5 | ns |
| t _{IO} | I/O Input Pad and Buffer Delay | | 2 | | 2.5 | ns |
| t _{FIN} | Fast Input Delay | | 2 | | 2 | ns |
| t _{SEXP} | Foldback Term Delay | | 8 | | 10 | ns |
| t _{PEXP} | Cascade Logic Delay | | 1 | | 1 | ns |
| t _{LAD} | Logic Array Delay | | 6 | | 8 | ns |
| t _{LAC} | Logic Control Delay | | 3.5 | | 4.5 | ns |
| t _{IOE} | Internal Output Enable Delay | | 3 | | 3 | ns |
| t _{OD1} | Output Buffer and Pad Delay (Slow slew rate = OFF; V _{CCIO} = 5V; C _L = 35 pF) | | 3 | | 4 | ns |
| t _{OD2} | Output Buffer and Pad Delay (Slow slew rate = OFF; V _{CCIO} = 3.3V; C _L = 35 pF) | | 3 | | 4 | ns |
| t _{OD3} | Output Buffer and Pad Delay (Slow slew rate = ON; V_{CCIO} = 5V or 3.3V; C_L = 35 pF) | | 5 | | 6 | ns |
| t _{ZX1} | Output Buffer Enable Delay (Slow slew rate = OFF; V _{CCIO} = 5.0V; C _L = 35 pF) | | 7 | | 9 | ns |






AC Characteristics (Continued)

| | | - | 15 | -: | | |
|-------------------|---|-----|-----|-----|-----|-------|
| Symbol | Parameter | Min | Max | Min | Max | Units |
| t _{ZX2} | Output Buffer Enable Delay (Slow slew rate = OFF; $V_{CCIO} = 3.3V$; $C_L = 35 pF$) | | 7 | | 9 | ns |
| t _{ZX3} | Output Buffer Enable Delay (Slow slew rate = ON; $V_{CCIO} = 5.0V/3.3V$; $C_L = 35 \text{ pF}$) | | 10 | | 11 | ns |
| t _{XZ} | Output Buffer Disable Delay (C _L = 5 pF) | | 6 | | 7 | ns |
| t _{SU} | Register Setup Time | 5 | | 6 | | ns |
| t _H | Register Hold Time | 4 | | 5 | | ns |
| t _{FSU} | Register Setup Time of Fast Input | 2 | | 2 | | ns |
| t _{FH} | Register Hold Time of Fast Input | 2 | | 2 | | ns |
| t _{RD} | Register Delay | | 2 | | 2.5 | ns |
| t _{COMB} | Combinatorial Delay | | 2 | | 3 | ns |
| t _{IC} | Array Clock Delay | | 6 | | 7 | ns |
| t _{EN} | Register Enable Time | | 6 | | 7 | ns |
| t _{GLOB} | Global Control Delay | | 2 | | 3 | ns |
| t _{PRE} | Register Preset Time | | 4 | | 5 | ns |
| t _{CLR} | Register Clear Time | | 4 | | 5 | ns |
| t _{UIM} | Switch Matrix Delay | | 2 | | 2.5 | ns |
| t _{RPA} | Reduced-power Adder ⁽²⁾ | | 10 | | 13 | ns |

Notes: 1. See ordering information for valid part numbers.

- 2. The t_{RPA} parameter must be added to the t_{LAD} , t_{LAC} , t_{TIC} , t_{ACL} , and t_{SEXP} parameters for macrocells running in the reduced-power mode.
- 3. See ordering information for valid part numbers.

Input Test Waveforms and Measurement Levels



 t_R , $t_F = 1.5$ ns typical

Output AC Test Loads

$$R1 = 703\Omega$$

$$OUTPUT$$

$$PIN$$

$$R2 = 8060\Omega$$

$$CL = 35 pF$$



ATF1504ASV Dedicated Pinouts

| D. I'm J. I D' | 44-lead | 44-lead | 68-lead | 84-lead | 100-lead | 100-lead |
|------------------|---------------|----------------|----------------------------------|----------------------------------|---|---|
| Dedicated Pin | TQFP | J-lead | J-lead | J-lead | PQFP | TQFP |
| INPUT/OE2/GCLK2 | 40 | 2 | 2 | 2 | 92 | 90 |
| INPUT/GCLR | 39 | 1 | 1 | 1 | 91 | 89 |
| INPUT/OE1 | 38 | 44 | 68 | 84 | 90 | 88 |
| INPUT/GCLK1 | 37 | 43 | 67 | 83 | 89 | 87 |
| I/O /GCLK3 | 35 | 41 | 65 | 81 | 87 | 85 |
| I/O / PD (1,2) | 5, 19 | 11, 25 | 17, 37 | 20, 46 | 14, 44 | 12, 42 |
| I/O / TDI (JTAG) | 1 | 7 | 12 | 14 | 6 | 4 |
| I/O / TMS (JTAG) | 7 | 13 | 19 | 23 | 17 | 15 |
| I/O / TCK (JTAG) | 26 | 32 | 50 | 62 | 64 | 62 |
| I/O / TDO (JTAG) | 32 | 38 | 57 | 71 | 75 | 73 |
| GND | 4, 16, 24, 36 | 10, 22, 30, 42 | 6, 16, 26, 34, 38, 48, 58, 66 | 7, 19, 32, 42, 47, 59, 72, 82 | 13, 28, 40, 45, 61, 76, 88, 97 | 11, 26, 38, 43, 59, 74, 86, 95 |
| V _{cc} | 9, 17, 29, 41 | 3, 15, 23, 35 | 3, 11, 21, 31, 35, 43, 53, 63 | 3,13, 26, 38, 43, 53, 66, 78 | 5, 20, 36, 41, 53, 68, 84, 93 | 3, 18, 34, 39, 51, 66, 82, 91 |
| N/C | _ | _ | _ | _ | 1, 2, 7, 9, 24, 26, 29, 30, 51, 52, 55, 57, 72, 74, 79, 80 | 1, 2, 5, 7, 22, 24, 27, 28, 49, 50, 53, 55, 70, 72, 77, 78 |
| # of Signal Pins | 36 | 36 | 52 | 68 | 68 | 68 |
| # User I/O Pins | 32 | 32 | 48 | 64 | 64 | 64 |

OE (1, 2) Global OE pins
GCLR Global Clear pin
GCLK (1, 2, 3) Global Clock pins
PD (1, 2) Power-down pins

TDI, TMS, TCK, TDO JTAG pins used for boundary-scan testing or in-system programming

GND Ground pins

VCC pins for the device

ATF1504ASV I/O Pinouts


| | DI O | 44-lead | 44-lead | 68-lead | 84-lead | 100- lead | 100- lead | | DI O | 44-lead | 44-lead | | 84-lead | 100- lead | 100- lead |
|-------------------|---------|---------|---------|---------|---------|--------------|--------------|-------------------|------------------|---------|---------|------|---------|--------------|--------------|
| MC | PLC | PLCC | TQFP | PLCC | PLCC | PQFP | TQFP | MC | PLC | PLCC | TQFP | PLCC | PLCC | PQFP | TQFP |
| 1 | A | 12 | 6 | 18 | 22 | 16 | 14 | 33 | С | 24 | 18 | 36 | 44 | 42 | 40 |
| 2 | A A/ | - | - | - | 21 | 15 | 13 | 34 | C C | - | - | - | 45 | 43 | 41 |
| 3 | PD1 | 11 | 5 | 17 | 20 | 14 | 12 | 35 | C/ PD2 | 25 | 19 | 37 | 46 | 44 | 42 |
| 4 | Α | 9 | 3 | 15 | 18 | 12 | 10 | 36 | С | 26 | 20 | 39 | 48 | 46 | 44 |
| 5 | Α | 8 | 2 | 14 | 17 | 11 | 9 | 37 | С | 27 | 21 | 40 | 49 | 47 | 45 |
| 6 | Α | - | - | 13 | 16 | 10 | 8 | 38 | С | - | - | 41 | 50 | 48 | 46 |
| 7 | Α | - | - | - | 15 | 8 | 6 | 39 | С | - | - | - | 51 | 49 | 47 |
| 8/ TDI | Α | 7 | 1 | 12 | 14 | 6 | 4 | 40 | С | 28 | 22 | 42 | 52 | 50 | 48 |
| 9 | Α | - | - | 10 | 12 | 4 | 100 | 41 | С | 29 | 23 | 44 | 54 | 54 | 52 |
| 10 | Α | - | - | - | 11 | 3 | 99 | 42 | С | - | - | - | 55 | 56 | 54 |
| 11 | Α | 6 | 44 | 9 | 10 | 100 | 98 | 43 | С | - | - | 45 | 56 | 58 | 56 |
| 12 | Α | - | - | 8 | 9 | 99 | 97 | 44 | С | - | - | 46 | 57 | 59 | 57 |
| 13 | Α | - | - | 7 | 8 | 98 | 96 | 45 | С | - | - | 47 | 58 | 60 | 58 |
| 14 | Α | 5 | 43 | 5 | 6 | 96 | 94 | 46 | С | 31 | 25 | 49 | 60 | 62 | 60 |
| 15 | Α | - | - | - | 5 | 95 | 93 | 47 | С | - | - | - | 61 | 63 | 61 |
| 16 | Α | 4 | 42 | 4 | 4 | 94 | 92 | 48/ TCK | С | 32 | 26 | 50 | 62 | 64 | 62 |
| 17 | В | 21 | 15 | 33 | 41 | 39 | 37 | 49 | D | 33 | 27 | 51 | 63 | 65 | 63 |
| 18 | В | - | - | - | 40 | 38 | 36 | 50 | D | - | - | - | 64 | 66 | 64 |
| 19 | В | 20 | 14 | 32 | 39 | 37 | 35 | 51 | D | 34 | 28 | 52 | 65 | 67 | 65 |
| 20 | В | 19 | 13 | 30 | 37 | 35 | 33 | 52 | D | 36 | 30 | 54 | 67 | 69 | 67 |
| 21 | В | 18 | 12 | 29 | 36 | 34 | 32 | 53 | D | 37 | 31 | 55 | 68 | 70 | 68 |
| 22 | В | - | - | 28 | 35 | 33 | 31 | 54 | D | - | - | 56 | 69 | 71 | 69 |
| 23 | В | - | - | - | 34 | 32 | 30 | 55 | D | - | - | - | 70 | 73 | 71 |
| 24 | В | 17 | 11 | 27 | 33 | 31 | 29 | 56/ TDO | D | 38 | 32 | 57 | 71 | 75 | 73 |
| 25 | В | 16 | 10 | 25 | 31 | 27 | 25 | 57 | D | 39 | 33 | 59 | 73 | 77 | 75 |
| 26 | В | - | - | - | 30 | 25 | 23 | 58 | D | - | - | - | 74 | 78 | 76 |
| 27 | В | - | - | 24 | 29 | 23 | 21 | 59 | D | - | - | 60 | 75 | 81 | 79 |
| 28 | В | - | - | 23 | 28 | 22 | 20 | 60 | D | - | - | 61 | 76 | 82 | 80 |
| 29 | В | - | - | 22 | 27 | 21 | 19 | 61 | D | - | - | 62 | 77 | 83 | 81 |
| 30 | В | 14 | 8 | 20 | 25 | 19 | 17 | 62 | D | 40 | 34 | 64 | 79 | 85 | 83 |
| 31 | В | - | - | - | 24 | 18 | 16 | 63 | D | - | - | - | 80 | 86 | 84 |
| 32/ TMS | В | 13 | 7 | 19 | 23 | 17 | 15 | 64 | D/ GCLK3 | 41 | 35 | 65 | 81 | 87 | 85 |





Packaging Information

44A - TQFP



COMMON DIMENSIONS

(Unit of Measure = mm)

| SYMBOL | MIN | NOM | MAX | NOTE |
|--------|-------|----------|-------|--------|
| Α | _ | _ | 1.20 | |
| A1 | 0.05 | _ | 0.15 | |
| A2 | 0.95 | 1.00 | 1.05 | |
| D | 11.75 | 12.00 | 12.25 | |
| D1 | 9.90 | 10.00 | 10.10 | Note 2 |
| Е | 11.75 | 12.00 | 12.25 | |
| E1 | 9.90 | 10.00 | 10.10 | Note 2 |
| В | 0.30 | - | 0.45 | |
| С | 0.09 | _ | 0.20 | |
| L | 0.45 | - | 0.75 | |
| е | | 0.80 TYP | | |

10/5/2001

Notes:


- 1. This package conforms to JEDEC reference MS-026, Variation ACB.
- 2. Dimensions D1 and E1 do not include mold protrusion. Allowable protrusion is 0.25 mm per side. Dimensions D1 and E1 are maximum plastic body size dimensions including mold mismatch.
- 3. Lead coplanarity is 0.10 mm maximum.


| | 2225 Orobard | Darkway |
|--------------|------------------------------|---------|
| AIMEL | 2325 Orchard San Jose, CA | 05121 |
| (8) | Sall JUSE, CA | 90101 |

| • | III CE |
|---|--|
| | 44A, 44-lead, 10 x 10 mm Body Size, 1.0 mm Body Thickness, |
| | 0.8 mm Lead Pitch. Thin Profile Plastic Quad Flat Package (TQFP) |

| DRAWING NO. | REV. |
|-------------|------|
| 44A | В |

44J - PLCC





COMMON DIMENSIONS

(Unit of Measure = mm)

SYMBOL MIN NOM MAX NOTE Α 4.191 4.572 Α1 2.286 3.048 0.508 A2 17.399 D _ 17.653 D1 16.510 16.662 Note 2 Е 17.399 17.653 E1 16.510 16.662 Note 2 D2/E2 14.986 16.002 В 0.660 0.813 В1 0.330 0.533 е 1.270 TYP

Notes:

- 1. This package conforms to JEDEC reference MS-018, Variation AC.
- Dimensions D1 and E1 do not include mold protrusion.
 Allowable protrusion is .010"(0.254 mm) per side. Dimension D1 and E1 include mold mismatch and are measured at the extreme material condition at the upper or lower parting line.
- 3. Lead coplanarity is 0.004" (0.102 mm) maximum.

10/04/01




2325 Orchard Parkway San Jose, CA 95131

| TITLE | DRAWING NO. | REV. |
|--|-------------|------|
| 44J, 44-lead, Plastic J-leaded Chip Carrier (PLCC) | 44J | В |





68J - PLCC



Notes:

- 1. This package conforms to JEDEC reference MS-018, Variation AE.
- 2. Dimensions D1 and E1 do not include mold protrusion. Allowable protrusion is .010"(0.254 mm) per side. Dimension D1 and E1 include mold mismatch and are measured at the extreme material condition at the upper or lower parting line.
- 3. Lead coplanarity is 0.004" (0.102 mm) maximum.

| COM | NON | DIMEN | SIONS |
|--------|--------|-------|-------|
| /1.1:4 | -4 1 1 | | |

D2/E2

(Unit of Measure = mm)

| SYMBOL | MIN | NOM | MAX | NOTE |
|--------|-----------|-----|--------|--------|
| Α | 4.191 | - | 4.572 | |
| A1 | 2.286 | _ | 3.048 | |
| A2 | 0.508 | _ | _ | |
| D | 25.019 | - | 25.273 | |
| D1 | 24.130 | - | 24.333 | Note 2 |
| Е | 25.019 | - | 25.273 | |
| E1 | 24.130 | _ | 24.333 | Note 2 |
| D2/E2 | 22.606 | _ | 23.622 | |
| В | 0.660 | _ | 0.813 | |
| B1 | 0.330 | - | 0.533 | |
| е | 1.270 TYP | | | |


10/04/01


В

2325 Orchard Parkway San Jose, CA 95131

TITLE 68J, 68-lead, Plastic J-leaded Chip Carrier (PLCC) DRAWING NO. REV. 68J

84J - PLCC





COMMON DIMENSIONS

(Unit of Measure = mm)

| SYMBOL | MIN | NOM | MAX | NOTE |
|--------|-----------|-----|--------|--------|
| Α | 4.191 | _ | 4.572 | |
| A1 | 2.286 | _ | 3.048 | |
| A2 | 0.508 | _ | _ | |
| D | 30.099 | _ | 30.353 | |
| D1 | 29.210 | _ | 29.413 | Note 2 |
| Е | 30.099 | _ | 30.353 | |
| E1 | 29.210 | _ | 29.413 | Note 2 |
| D2/E2 | 27.686 | _ | 28.702 | |
| В | 0.660 | _ | 0.813 | |
| B1 | 0.330 | _ | 0.533 | |
| е | 1.270 TYP | | | |

Notes:

- 1. This package conforms to JEDEC reference MS-018, Variation AF.
- 2. Dimensions D1 and E1 do not include mold protrusion. Allowable protrusion is .010"(0.254 mm) per side. Dimension D1 and E1 include mold mismatch and are measured at the extreme material condition at the upper or lower parting line.
- 3. Lead coplanarity is 0.004" (0.102 mm) maximum.

10/04/01




2325 Orchard Parkway San Jose, CA 95131

TITLE 84J, 84-lead, Plastic J-leaded Chip Carrier (PLCC) DRAWING NO. REV. 84J В



100A - TQFP



COMMON DIMENSIONS

(Unit of Measure = mm)

| SYMBOL | MIN | NOM | MAX | NOTE |
|--------|----------|-------|-------|--------|
| А | _ | _ | 1.20 | |
| A1 | 0.05 | - | 0.15 | |
| A2 | 0.95 | 1.00 | 1.05 | |
| D | 15.75 | 16.00 | 16.25 | |
| D1 | 13.90 | 14.00 | 14.10 | Note 2 |
| Е | 15.75 | 16.00 | 16.25 | |
| E1 | 13.90 | 14.00 | 14.10 | Note 2 |
| В | 0.17 | _ | 0.27 | |
| С | 0.09 | _ | 0.20 | |
| L | 0.45 | _ | 0.75 | |
| е | 0.50 TYP | | | |

10/5/2001

Notes:

- 1. This package conforms to JEDEC reference MS-026, Variation AED.
- 2. Dimensions D1 and E1 do not include mold protrusion. Allowable protrusion is 0.25 mm per side. Dimensions D1 and E1 are maximum plastic body size dimensions including mold mismatch.
- 3. Lead coplanarity is 0.08 mm maximum.

AMEL

2325 Orchard Parkway San Jose, CA 95131 TITLE

100A, 100-lead, 14 x 14 mm Body Size, 1.0 mm Body Thickness, 0.5 mm Lead Pitch, Thin Profile Plastic Quad Flat Package (TQFP)

| DRAWING NO. | REV. |
|-------------|------|
| 100A | С |





Revision History

| Revision | Comments |
|----------|------------------------------|
| 1409J | Green package options added. |



Atmel Corporation

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311

Fax: 1(408) 487-2600

Regional Headquarters

Europe

Atmel Sarl Route des Arsenaux 41 Case Postale 80 CH-1705 Fribourg Switzerland

Tel: (41) 26-426-5555 Fax: (41) 26-426-5500

Asia

Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimshatsui East Kowloon Hong Kong

Tel: (852) 2721-9778 Fax: (852) 2722-1369

Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan

Tel: (81) 3-3523-3551 Fax: (81) 3-3523-7581

Atmel Operations

Memory

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 436-4314

Microcontrollers

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 436-4314

La Chantrerie BP 70602 44306 Nantes Cedex 3, France Tel: (33) 2-40-18-18-18

ASIC/ASSP/Smart Cards

Fax: (33) 2-40-18-19-60

Zone Industrielle 13106 Rousset Cedex, France Tel: (33) 4-42-53-60-00

Fax: (33) 4-42-53-60-01

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA

Tel: 1(719) 576-3300 Fax: 1(719) 540-1759

Scottish Enterprise Technology Park Maxwell Building East Kilbride G75 0QR, Scotland

Tel: (44) 1355-803-000 Fax: (44) 1355-242-743

RF/Automotive

Theresienstrasse 2 Postfach 3535 74025 Heilbronn, Germany Tel: (49) 71-31-67-0 Fax: (49) 71-31-67-2340

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA

Tel: 1(719) 576-3300 Fax: 1(719) 540-1759

Biometrics/Imaging/Hi-Rel MPU/ High Speed Converters/RF Datacom

Avenue de Rochepleine

BP 123

38521 Saint-Egreve Cedex, France

Tel: (33) 4-76-58-30-00 Fax: (33) 4-76-58-34-80

Literature Requests www.atmel.com/literature

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL'S TERMS AND CONDITIONS OF SALE LOCATED ON ATMEL'S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel's products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.

© Atmel Corporation 2005. All rights reserved. Atmel[®], logo and combinations thereof, Everywhere You Are[®] and others, are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.

