



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Not For New Designs
Core Processor	ST7
Core Size	8-Bit
Speed	8MHz
Connectivity	SPI
Peripherals	LVD, POR, PWM, WDT
Number of I/O	17
Program Memory Size	4KB (4K x 8)
Program Memory Type	FLASH
EEPROM Size	128 x 8
RAM Size	256 x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 7x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	20-SOIC (0.295", 7.50mm Width)
Supplier Device Package	20-50
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/st7flit19bf1m3

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

## PIN DESCRIPTION (Cont'd)

## Legend / Abbreviations for Table 1:

Туре:	I = input, O = output, S = supply
In/Output level:	$C_{T}\text{=}$ CMOS 0.3V_{DD}/0.7V_{DD} with input trigger
Output level:	HS = 20mA high sink (on N-buffer only)

Port and control configuration:

- Input: float = floating, wpu = weak pull-up, int = interrupt, ana = analog
- Output: OD = open drain, PP = push-pull

The RESET configuration of each pin is shown in bold which is valid as long as the device is in reset state.

P	in No	0.			Le	vel		Ροι	rt/C	Cont	trol			
7120	0	P16	Din Name	be		ıt		Inp	out		Out	put	Main Function	Alternate Function
SO20/DF	QFN2	SO16/DI		Ty	Input	Outpr	float	ndm	int	ana	αo	ЬР	(after reset)	
1	19	1	V <sub>SS</sub> <sup>1)</sup>	S									Ground	
2	20	2	V <sub>DD</sub> <sup>1)</sup>	s									Main power	supply
3	1	3	RESET	I/O	CT			Χ			Х		Top priority	non maskable interrupt (active low)
4	2	4	PB0/COMPIN+/ AIN0/SS	I/O	C	ν	x	e	i3	x	x	x	Port B0	ADC Analog Input 0 <sup>2)</sup> or SPI Slave Select (active low) or Analog Com- parator Input <b>Caution:</b> No negative current in- jection allowed on this pin.
5	3	5	PB1/AIN1/SCK	I/O	C	с,	х			х	х	х	Port B1	ADC Analog Input 1 <sup>2)</sup> or SPI Serial Clock
6	4	6	PB2/AIN2/MISO	I/O	C	с,	х			х	Х	х	Port B2	ADC Analog Input 2 <sup>2)</sup> or SPI Mas- ter In/ Slave Out Data
7	5	7	PB3/AIN3/MOSI	I/O	C	с,	х			х	х	х	Port B3	ADC Analog Input 3 <sup>2)</sup> or SPI Mas- ter Out / Slave In Data
8	6	8	PB4/AIN4/CLKIN/ COMPIN-	I/O	C	Ът	x	e	i2	х	х	x	Port B4	ADC Analog Input 4 <sup>2)</sup> or External clock input or Analog Comparator External Reference Input
9	7	-	PB5/AIN5	I/O	C	С <sub>т</sub>	Х	X X X		Х	Port B5	ADC Analog Input 5 <sup>2)</sup>		
10	8	-	PB6/AIN6	I/O	C	С <sub>Т</sub>	x x		Х	Х	Port B6	ADC Analog Input 6 <sup>2)</sup>		
11	9	9	PA7/COMPOUT	I/O	CT	HS	X	e	i1		Х	Х	Port A7 Analog Comparator Output	

## Table 1. Device Pin Description

57

## DATA EEPROM (Cont'd)

57/

## Figure 9. Data E<sup>2</sup>PROM Write Operation



**Note:** If a programming cycle is interrupted (by a reset action), the integrity of the data in memory is not guaranteed.

## **6 CENTRAL PROCESSING UNIT**

## **6.1 INTRODUCTION**

This CPU has a full 8-bit architecture and contains six internal registers allowing efficient 8-bit data manipulation.

### **6.2 MAIN FEATURES**

- 63 basic instructions
- Fast 8-bit by 8-bit multiply
- 17 main addressing modes
- Two 8-bit index registers
- 16-bit stack pointer
- Low power modes
- Maskable hardware interrupts
- Non-maskable software interrupt

#### 6.3 CPU REGISTERS

The six CPU registers shown in Figure 1 are not present in the memory mapping and are accessed by specific instructions.

#### Figure 11. CPU Registers

#### Accumulator (A)

The Accumulator is an 8-bit general purpose register used to hold operands and the results of the arithmetic and logic calculations and to manipulate data.

#### Index Registers (X and Y)

In indexed addressing modes, these 8-bit registers are used to create either effective addresses or temporary storage areas for data manipulation. (The Cross-Assembler generates a precede instruction (PRE) to indicate that the following instruction refers to the Y register.)

The Y register is not affected by the interrupt automatic procedures (not pushed to and popped from the stack).

#### **Program Counter (PC)**

The program counter is a 16-bit register containing the address of the next instruction to be executed by the CPU. It is made of two 8-bit registers PCL (Program Counter Low which is the LSB) and PCH (Program Counter High which is the MSB).





# 7 SUPPLY, RESET AND CLOCK MANAGEMENT

The device includes a range of utility features for securing the application in critical situations (for example in case of a power brown-out), and reducing the number of external components.

#### Main features

- Clock Management
  - 1 MHz internal RC oscillator (enabled by option byte, available on ST7LITE15B and ST7LITE19B devices only)
  - 1 to 16 MHz External crystal/ceramic resonator (selected by option byte)
  - External Clock Input (enabled by option byte)
  - PLL for multiplying the frequency by 8 or 4 (enabled by option byte)
  - For clock ART counter only: PLL32 for multiplying the 8 MHz frequency by 4 (enabled by option byte). The 8 MHz input frequency is mandatory and can be obtained in the following ways:
    - –1 MHz RC + PLLx8
    - –16 MHz external clock (internally divided by 2)
    - –2 MHz. external clock (internally divided by 2) + PLLx8
    - -Crystal oscillator with 16 MHz output frequency (internally divided by 2)
- Reset Sequence Manager (RSM)
- System Integrity Management (SI)
  - Main supply Low voltage detection (LVD) with reset generation (enabled by option byte)
  - Auxiliary Voltage detector (AVD) with interrupt capability for monitoring the main supply (enabled by option byte)

## 7.1 INTERNAL RC OSCILLATOR ADJUSTMENT

The device contains an internal RC oscillator with an accuracy of 1% for a given device, temperature and voltage range (4.5V-5.5V). It must be calibrated to obtain the frequency required in the application. This is done by software writing a 10-bit calibration value in the RCCR (RC Control Register) and in the bits 6:5 in the SICSR (SI Control Status Register).

Whenever the microcontroller is reset, the RCCR returns to its default value (FFh), i.e. each time the device is reset, the calibration value must be loaded in the RCCR. Predefined calibration values are stored in EEPROM for 3 and 5V V<sub>DD</sub> supply voltages at 25°C, as shown in the following table.

RCCR	Conditions	ST7LITE1xB Address
RCCRH0	V <sub>DD</sub> =5V	DEE0h <sup>1)</sup> (CR[9:2])
RCCRL0	T <sub>A</sub> =25°C f <sub>RC</sub> =1MHz	DEE1h <sup>1)</sup> (CR[1:0])
RCCRH1	V <sub>DD</sub> =3.3V	DEE2h <sup>1)</sup> (CR[9:2])
RCCRL1	T <sub>A</sub> =25°C f <sub>RC</sub> =1MHz	DEE3h <sup>1)</sup> (CR[1:0])

1. DEE0h, DEE1h, DEE2h and DEE3h addresses are located in a reserved area of non-volatile memory. They are read-only bytes for the application code. This area cannot be erased or programmed by any ICC operation.

For compatibility reasons with the SICSR register, CR[1:0] bits are stored in the 5th and 6th position of DEE1 and DEE3 addresses.

#### Notes:

- In 38-pulse ICC mode, the internal RC oscillator is forced as a clock source, regardless of the selection in the option byte. For ST7LITE10B devices which do not support the internal RC oscillator, the "option byte disabled" mode must be used (35-pulse ICC mode entry, clock provided by the tool).
- See "ELECTRICAL CHARACTERISTICS" on page 110. for more information on the frequency and accuracy of the RC oscillator.
- To improve clock stability and frequency accuracy, it is recommended to place a decoupling capacitor, typically 100nF, between the  $V_{DD}$  and  $V_{SS}$  pins as close as possible to the ST7 device.
- These bytes are systematically programmed by ST, including on FASTROM devices.

**Caution:** If the voltage or temperature conditions change in the application, the frequency may need to be recalibrated.

Refer to application note AN1324 for information on how to calibrate the RC frequency using an external reference signal.

## 7.2 PHASE LOCKED LOOP

The PLL can be used to multiply a 1MHz frequency from the RC oscillator or the external clock by 4 or 8 to obtain  $f_{OSC}$  of 4 or 8 MHz. The PLL is enabled and the multiplication factor of 4 or 8 is selected by 2 option bits.

– The x4 PLL is intended for operation with  $V_{DD}$  in the 2.7V to 3.3V range

57

#### Figure 16. Reset Block Diagram

57



## SYSTEM INTEGRITY MANAGEMENT (Cont'd)

## 7.6.3 Low Power Modes

Mode	de Description						
WAIT	No effect on SI. AVD interrupts cause the device to exit from Wait mode.						
HALT	The SICSR register is frozen. The AVD remains active.						

## 7.6.3.1 Interrupts

The AVD interrupt event generates an interrupt if the corresponding Enable Control Bit (AVDIE) is set and the interrupt mask in the CC register is reset (RIM instruction).

Interrupt Event	Event Flag	Enable Control Bit	Exit from Wait	Exit from Halt
AVD event	AVDF	AVDIE	Yes	No



## POWER SAVING MODES (Cont'd)

#### 9.4 HALT MODE

The HALT mode is the lowest power consumption mode of the MCU. It is entered by executing the 'HALT' instruction when ACTIVE-HALT is disabled (see section 9.5 on page 43 for more details) and when the AWUEN bit in the AWUCSR register is cleared.

The MCU can exit HALT mode on reception of either a specific interrupt (see Table 5, "Interrupt Mapping," on page 37) or a RESET. When exiting HALT mode by means of a RESET or an interrupt, the oscillator is immediately turned on and the 256 or 4096 CPU cycle delay is used to stabilize the oscillator. After the start up delay, the CPU resumes operation by servicing the interrupt or by fetching the reset vector which woke it up (see Figure 26).

When entering HALT mode, the I bit in the CC register is forced to 0 to enable interrupts. Therefore, if an interrupt is pending, the MCU wakes up immediately.

In HALT mode, the main oscillator is turned off causing all internal processing to be stopped, including the operation of the on-chip peripherals. All peripherals are not clocked except the ones which get their clock supply from another clock generator (such as an external or auxiliary oscillator).

The compatibility of Watchdog operation with HALT mode is configured by the "WDGHALT" option bit of the option byte. The HALT instruction when executed while the Watchdog system is enabled, can generate a Watchdog RESET (see section 15.1 on page 149 for more details).

#### Figure 25. HALT Timing Overview







#### Notes:

**1.** WDGHALT is an option bit. See option byte section for more details.

**2.** Peripheral clocked with an external clock source can still be active.

**3.** Only some specific interrupts can exit the MCU from HALT mode (such as external interrupt). Refer to Table 5 Interrupt Mapping for more details.

**4.** Before servicing an interrupt, the CC register is pushed on the stack. The I bit of the CC register is set during the interrupt routine and cleared when the CC register is popped.

**5.** If the PLL is enabled by option byte, it outputs the clock after a delay of t<sub>STARTUP</sub> (see Figure 13).





# **11 ON-CHIP PERIPHERALS**

## 11.1 WATCHDOG TIMER (WDG)

#### 11.1.1 Introduction

The Watchdog timer is used to detect the occurrence of a software fault, usually generated by external interference or by unforeseen logical conditions, which causes the application program to abandon its normal sequence. The Watchdog circuit generates an MCU reset on expiry of a programmed time period, unless the program refreshes the counter's contents before the T6 bit becomes cleared.

#### 11.1.2 Main Features

- Programmable free-running downcounter (64 increments of 16000 CPU cycles)
- Programmable reset

57/

Reset (if watchdog activated) when the T6 bit reaches zero

- Optional reset on HALT instruction (configurable by option byte)
- Hardware Watchdog selectable by option byte

#### **11.1.3 Functional Description**

The counter value stored in the CR register (bits T[6:0]), is decremented every 16000 machine cycles, and the length of the timeout period can be programmed by the user in 64 increments.

If the watchdog is activated (the WDGA bit is set) and when the 7-bit timer (bits T[6:0]) rolls over from 40h to 3Fh (T6 becomes cleared), it initiates a reset cycle pulling low the reset pin for typically  $30\mu s$ .



## Figure 34. Watchdog Block Diagram

## DUAL 12-BIT AUTORELOAD TIMER 4 (Cont'd)

 At the second input capture on the falling edge of the pulse, we assume that the values in the registers are as follows:

LTICR = LT2 ATICRH = ATH2 ATICRL = ATL2

Hence ATICR2 [11:0] = ATH2 & ATL2

Now pulse width P between first capture and second capture will be:

 $\label{eq:P} \begin{array}{l} \mathsf{P} = \text{decimal} \left(\mathsf{FFF} * \mathsf{N}\right) + \mathsf{N} + \mathsf{ATICR2} + 1\right) * 0.004 \text{ms} + \text{dec-}\\ \text{imal} \left((\mathsf{FFF} * \mathsf{N}) + \mathsf{N} + \mathsf{ATICR2} - \mathsf{ATICR1} - 1\right) * 1 \text{ms}\\ \text{where } \mathsf{N} = \mathsf{No} \text{ of overflows of 12-bit CNTR1.} \end{array}$ 





## DUAL 12-BIT AUTORELOAD TIMER 4 (Cont'd)

#### 11.2.4 Low Power Modes

Mode	Description
WAIT	No effect on AT timer
HALT	AT timer halted.

#### 11.2.5 Interrupts

57

Interrupt Event	Event Flag	Enable Control Bit	Exit from Wait	Exit from Halt	Exit from Active- Halt
Overflow Event	OVF1	OVIE1	Yes	No	Yes
AT4 IC Event	ICF	ICIE	Yes	No	No
CMP Event	CMPFx	CMPIE	Yes	No	No
Overflow Event2	OVF2	OVIE2	Yes	No	No

**Note:** The CMP and AT4 IC events are connected to the same interrupt vector.

The OVF event is mapped on a separate vector (see Interrupts chapter).

They generate an interrupt if the enable bit is set in the ATCSR register and the interrupt mask in the CC register is reset (RIM instruction).

## SERIAL PERIPHERAL INTERFACE (cont'd)

# 11.4.5.4 Single Master and Multimaster Configurations

There are two types of SPI systems:

- Single Master System
- Multimaster System

57/

#### Single Master System

A typical single master system may be configured using a device as the master and four devices as slaves (see Figure 7).

The master device selects the individual slave devices by using four pins of a parallel port to control the four SS pins of the slave devices.

The  $\overline{SS}$  pins are pulled high during reset since the master device ports will be forced to be inputs at that time, thus disabling the slave devices.

**Note:** To prevent a bus conflict on the MISO line, the master allows only one active slave device during a transmission.

For more security, the slave device may respond to the master with the received data byte. Then the master will receive the previous byte back from the slave device if all MISO and MOSI pins are connected and the slave has not written to its SPIDR register.

Other transmission security methods can use ports for handshake lines or data bytes with command fields.

#### Multimaster System

A multimaster system may also be configured by the user. Transfer of master control could be implemented using a handshake method through the I/O ports or by an exchange of code messages through the serial peripheral interface system.

The multimaster system is principally handled by the MSTR bit in the SPICR register and the MODF bit in the SPICSR register.





## SERIAL PERIPHERAL INTERFACE (cont'd)

## 11.4.6 Low Power Modes

Mode	Description
WAIT	No effect on SPI. SPI interrupt events cause the device to exit from WAIT mode.
HALT	SPI registers are frozen. In HALT mode, the SPI is inactive. SPI oper- ation resumes when the device is woken up by an interrupt with "exit from HALT mode" capability. The data received is subsequently read from the SPIDR register when the soft- ware is running (interrupt vector fetching). If several data are received before the wake- up event, then an overrun error is generated. This error can be detected after the fetch of the interrupt routine that woke up the Device.

# 11.4.6.1 Using the SPI to wake up the device from Halt mode

In slave configuration, the SPI is able to wake up the device from HALT mode through a SPIF interrupt. The data received is subsequently read from the SPIDR register when the software is running (interrupt vector fetch). If multiple data transfers have been performed before software clears the SPIF bit, then the OVR bit is set by hardware.

**Note:** When waking up from HALT mode, if the SPI remains in Slave mode, it is recommended to perform an extra communications cycle to bring

the SPI from HALT mode state to normal state. If the SPI exits from Slave mode, it returns to normal state immediately.

**Caution:** The SPI can wake up the device from HALT mode only if the Slave Select signal (external SS pin or the SSI bit in the SPICSR register) is low when the device enters HALT mode. So, if Slave selection is configured as external (see Section 0.1.3.2), make sure the master drives a low level on the SS pin when the slave enters HALT mode.

#### 11.4.7 Interrupts

Interrupt Event	Event Flag	Enable Control Bit	Exit from Wait	Exit from Halt
SPI End of Transfer Event	SPIF			Yes
Master Mode Fault Event	MODF	SPIE	Yes	No
Overrun Error	OVR			

**Note**: The SPI interrupt events are connected to the same interrupt vector (see Interrupts chapter). They generate an interrupt if the corresponding Enable Control Bit is set and the interrupt mask in the CC register is reset (RIM instruction).

## 10-BIT A/D CONVERTER (ADC) (Cont'd)

#### 11.5.6 Register Description

#### CONTROL/STATUS REGISTER (ADCCSR)

Read/Write (Except bit 7 read only)

Reset Value: 0000 0000 (00h)

7							0
EOC	SPEED	ADON	0	0	CH2	CH1	CH0

## Bit 7 = **EOC** End of Conversion

This bit is set by hardware. It is cleared by hardware when software reads the ADCDRH register or writes to any bit of the ADCCSR register. 0: Conversion is not complete

1: Conversion complete

#### Bit 6 = SPEED ADC clock selection

This bit is set and cleared by software. It is used together with the SLOW bit to configure the ADC clock speed. Refer to the table in the SLOW bit description (ADCDRL register).

Bit 5 = ADON A/D Converter on

This bit is set and cleared by software. 0: A/D converter and amplifier are switched off

1: A/D converter and amplifier are switched on

Bits 4:3 = **Reserved.** Must be kept cleared.

#### Bits 2:0 = CH[2:0] Channel Selection

These bits are set and cleared by software. They select the analog input to convert.

Channel Pin*	CH2	CH1	CH0
AINO	0	0	0
AIN1	0	0	1
AIN2	0	1	0
AIN3	0	1	1
AIN4	1	0	0
AIN5	1	0	1
AIN6	1	1	0

\*The number of channels is device dependent. Refer to the device pinout description.

## DATA REGISTER HIGH (ADCDRH)

Read Only

Reset Value: xxxx xxxx (xxh)

7							0
D9	D8	D7	D6	D5	D4	D3	D2

Bits 7:0 = D[9:2] MSB of Analog Converted Value

### AMP CONTROL/DATA REGISTER LOW (AD-CDRL)

Read/Write

Reset Value: 0000 00xx (0xh)

7							0
0	0	0	AMP CAL	SLOW	AMP- SEL	D1	D0

Bits 7:5 = Reserved. Forced by hardware to 0.

#### Bit 4 = AMPCAL Amplifier Calibration Bit

This bit is set and cleared by software. It is advised to use this bit to calibrate the ADC when amplifier is ON. Setting this bit internally connects amplifier input to 0V. Hence, corresponding ADC output can be used in software to eliminate amplifier-offset error.

0: Calibration off

1: Calibration on. (The input voltage of the amplifier is set to 0V)

#### Bit 3 = SLOW Slow mode

This bit is set and cleared by software. It is used together with the SPEED bit in the ADCCSR register to configure the ADC clock speed as shown on the table below.

f <sub>ADC</sub>	SLOW	SPEED
f <sub>CPU</sub> /2	0	0
f <sub>CPU</sub>	0	1
f <sub>CPU</sub> /4	1	х

**Note:** max  $f_{ADC}$  allowed = 4MHz (see section 13.11 on page 139)

## 11.6 ANALOG COMPARATOR (CMP)

#### 11.6.1 Introduction

The CMP block consists of an analog comparator and an internal voltage reference. The voltage reference can be external or internal, selectable under program control. The comparator input pins COMPIN+ and COMPIN- are also connected to the A/D converter (ADC).

#### 11.6.2 Main Features

#### 11.6.2.1 On-chip Analog Comparator

The analog comparator compares the voltage at two input pins COMPIN+ and COMPIN- which are connected to VP and VN at the comparator input. When the analog input at COMPIN+ is less than the analog input at COMPIN-, the output of the comparator is 0. When the analog input at COMPIN+ is greater than the analog input at COMPIN-, the output of the comparator is 1.

The result of the comparison as 0 or 1 at COM-POUT is shown in Figure 62 on page 101.

#### Note:

To obtain a stable result, the comparator requires a stabilization time of 500ns. Please refer to section 13.12 on page 143.

CINV	Input Conditions	COMPOUT
0	VP > VN	1
0	VN > VP	0
1	VP > VN	0
	VN > VP	1

#### Table 19. Comparison Result

# 11.6.2.2 Programmable External/Internal Voltage Reference

The voltage reference module can be configured to connect the comparator pin COMPIN- to one of the following:

- Fixed internal voltage bandgap
- Programmable internal reference voltage
- External voltage reference

1) Fixed Internal Voltage Bandgap The voltage reference module can generate a fixed voltage reference of 1.2V on the VN input. This is done by setting the VCBGR bit in the VREFCR register.

2) Programmable Internal Voltage Reference

The internal voltage reference module can provide 16 distinct internally generated voltage levels from 3.2V to 0.2V each at a step of 0.2V on comparator pin VN. The voltage is selected through the VR[3:0] bits in the VREFCR register.

#### 3) External Reference Voltage

If a reference voltage other than that generated by the internal voltage reference module is required, COMPIN- can be connected to an external voltage source. This configuration can be selected by setting the VCEXT bit in the VREFCR register.

#### **11.6.3 Functional Description**

To make an analog comparison, the CMPON bit in the CMPCR register must be set to power-on the comparator and internal voltage reference module.

The VP comparator input is mapped on PB0 and is also connected to ADC channel 0.

The VN comparator input is mapped on PB4 for external voltage input, and is also connected to ADC channel 4.

The internal voltage reference can provide a range of different voltages to the comparator VN input, selected by several bits in the VREFCR register, as described in Table 20.

To select pins PB0 and PB4 for A/D conversion, (default reset state), channel 0 or 4 must be selected through the channel selection bits in the ADCC-SR register (refer to Section 11.5.6)

The comparator output is connected to pin PA7 when the COUT bit in the CMPCR register is set.

The comparator output is also connected internally to the break function of the 12-bit Autoreload Timer (refer to Section 11.2)

When the Comparator is OFF, the output value of comparator is '1'.

**Important note:** To avoid spurious toggling of the output of the comparator due to noise on the voltage reference, it is recommended to enable the hysteresis through the CHYST bit in the CMPCR register.



## ANALOG COMPARATOR (Cont'd)

#### Bit 4 = CMPIF Comparator Interrupt Flag

This bit is set by hardware when interrupt is generated at the rising edge (CINV = 0) or falling edge (CINV = 1) of comparator output. This bit is cleared by reading the CMPCR register. Writing to this bit does not change the value.

0 : Comparator interrupt flag cleared

1 : Comparator interrupt flag set and can generate interrupt if CMPIE is set.

#### Bit 3 : CMPIE Comparator Interrupt Enable

This bit is set or reset by software and cleared by hardware reset. This bit enables or disables the interrupt generation depending on interrupt flag 0: Interrupt not generated

1: Interrupt generated if interrupt flag is set

#### Note:

57/

This bit should be set to enable interrupt only after the comparator has been switched ON, i.e. when CMPON is set.

Once CMPON bit is set, it is recommended to wait the specified stabilization time before setting CMPIE bit in order to avoid a spurious interrupt (see section 13.12 on page 143).

#### Bit 2 : CMP Comparator Output

This bit is set or reset by software and cleared by hardware reset. It stores the value of comparator output.

Bit 1 = COUT Comparator Output Enable on Port This bit is set or cleared by software. When this bit is set, the comparator output is available on PA7 port.

0 : Comparator output not connected to PA7

1 : Comparator output connected to PA7

#### Bit 0 : CMPON Comparator ON/OFF

This bit is set or cleared by software and reset by hardware reset. This bit is used to switch ON/OFF the comparator, internal voltage reference and current bias which provides  $4\mu$ A current to both. 0: Comparator, Internal Voltage Reference, Bias

- OFF (in power-down state).
- 1: Comparator, Internal Voltage Reference, Bias ON

**Note:** For the comparator interrupt generation, it takes 250ns delay from comparator output change to rising or falling edge of interrupt generated.

#### Table 21. Analog Comparator Register Map and Reset Values

Address (Hex.)	Register Label	7	6	5	4	3	2	1	0
002Ch	VREFCR Reset Value	VCEXT 0	VCBGR 0	VR3 0	VR2 0	VR1 0	VR0 0	- 0	- 0
002Dh	CMPCR Reset value	CHYST 1	- 0	CINV 0	CMPIF 0	CMPIE 0	CMP 0	COUT 0	CMPON 0

## **13 ELECTRICAL CHARACTERISTICS**

## **13.1 PARAMETER CONDITIONS**

Unless otherwise specified, all voltages are referred to  $\ensuremath{\mathsf{V}_{SS}}\xspace.$ 

#### 13.1.1 Minimum and Maximum values

Unless otherwise specified the minimum and maximum values are guaranteed in the worst conditions of ambient temperature, supply voltage and frequencies by tests in production on 100% of the devices with an ambient temperature at  $T_A=25^{\circ}C$  and  $T_A=T_Amax$  (given by the selected temperature range).

Data based on characterization results, design simulation and/or technology characteristics are indicated in the table footnotes and are not tested in production. Based on characterization, the minimum and maximum values refer to sample tests and represent the mean value plus or minus three times the standard deviation (mean $\pm 3\Sigma$ ).

#### 13.1.2 Typical values

Unless otherwise specified, typical data are based on  $T_A{=}25^\circ\text{C},~V_{DD}{=}5V$  (for the  $4.5V{\leq}V_{DD}{\leq}5.5V$  voltage range) and  $V_{DD}{=}3.3V$  (for the  $3V{\leq}V_{DD}{\leq}3.6V$  voltage range). They are given only as design guidelines and are not tested.

#### 13.1.3 Typical curves

Unless otherwise specified, all typical curves are given only as design guidelines and are not tested.

## 13.1.4 Loading capacitor

The loading conditions used for pin parameter measurement are shown in Figure 63.

#### Figure 63. Pin loading conditions



#### 13.1.5 Pin input voltage

The input voltage measurement on a pin of the device is described in Figure 64.

#### Figure 64. Pin input voltage



## Figure 73. Typical I<sub>DD</sub> in SLOW vs. f<sub>CPU</sub>



## Figure 74. Typical I<sub>DD</sub> in WAIT vs. f<sub>CPU</sub>



Figure 75. Typical I<sub>DD</sub> in WAIT at f<sub>CPU</sub>= 8MHz



Figure 76. Typical I<sub>DD</sub> in SLOW-WAIT vs. f<sub>CPU</sub>



# Figure 77. Typical $I_{DD}$ vs. Temperature at $V_{DD}$ = 5V and $f_{CPU}$ = 8MHz





## **13.8 I/O PORT PIN CHARACTERISTICS**

## **13.8.1 General Characteristics**

Subject to general operating conditions for  $V_{DD}$ ,  $f_{OSC}$ , and  $T_A$  unless otherwise specified.

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
V <sub>IL</sub>	Input low level voltage			V <sub>SS</sub> - 0.3		$0.3 \mathrm{xV}_{\mathrm{DD}}$	V
V <sub>IH</sub>	Input high level voltage			0.7xV <sub>DD</sub>		V <sub>DD</sub> + 0.3	v
V <sub>hys</sub>	Schmitt trigger voltage				400		mV
۱ <sub>L</sub>	Input leakage current	V <sub>SS</sub> ≤V <sub>IN</sub> ≤	≤V <sub>DD</sub>			±1	
١ <sub>S</sub>	Static current consumption in- duced by each floating input pin <sup>2)</sup>	Floating input mode			400		μA
P	Weak pull-up equivalent	V <sub>IN</sub> =V <sub>SS</sub>	V <sub>DD</sub> =5V	50	120	250	kΩ
К <sub>РU</sub>	resistor <sup>3)</sup>		V <sub>DD</sub> =3V		160		
C <sub>IO</sub>	I/O pin capacitance	·			5		pF
t <sub>f(IO)out</sub>	Output high to low level fall time <sup>1)</sup>	C <sub>L</sub> =50pF Between 10% and 90%			25		20
t <sub>r(IO)out</sub>	Output low to high level rise time <sup>1)</sup>				25		115
t <sub>w(IT)in</sub>	External interrupt pulse time 4)			1			t <sub>CPU</sub>

#### Notes:

1. Data based on validation/design results.

**2.** Configuration not recommended, all unused pins must be kept at a fixed voltage: using the output mode of the I/O for example or an external pull-up or pull-down resistor (see Figure 80). Static peak current value taken at a fixed  $V_{IN}$  value, based on design simulation and technology characteristics, not tested in production. This value depends on  $V_{DD}$  and temperature values.

3. The  $R_{PU}$  pull-up equivalent resistor is based on a resistive transistor.

4. To generate an external interrupt, a minimum pulse width has to be applied on an I/O port pin configured as an external interrupt source.

#### Figure 80. Two typical Applications with unused I/O Pin



robustness and lower cost.

## I/O PORT PIN CHARACTERISTICS (Cont'd)

## Figure 99. Typical V<sub>DD</sub>-V<sub>OH</sub> at V<sub>DD</sub>=2.7V (Port C)







Figure 101. Typical V<sub>DD</sub>-V<sub>OH</sub> at V<sub>DD</sub>=5V (Port C)



Figure 102. Typical V<sub>DD</sub>-V<sub>OH</sub> vs. V<sub>DD</sub> (Standard)



Figure 103. Typical  $V_{DD}\text{-}V_{OH}$  vs.  $V_{DD}$  (High Sink)







<u>ل</u>حک

## ADC CHARACTERISTICS (Cont'd)

#### Figure 112. ADC Accuracy Characteristics with amplifier enabled



#### Note:

57

**1.** When the AMPSEL bit in the ADCDRL register is set, it is mandatory that  $f_{ADC}$  be less than or equal to 2 MHz. (if  $f_{CPU}=8MHz$ . then SPEED=0, SLOW=1).

