



Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.


Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	ST7
Core Size	8-Bit
Speed	8MHz
•	
Connectivity	SPI
Peripherals	LVD, POR, PWM, WDT
Number of I/O	13
Program Memory Size	4KB (4K x 8)
Program Memory Type	FLASH
EEPROM Size	128 x 8
RAM Size	256 x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 5x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Through Hole
Package / Case	16-DIP (0.300", 7.62mm)
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/st7flit19by1b6

# **Table of Contents**


	10.4	UNUSED I/O PINS	. 52
	10.5	LOW POWER MODES	. 52
		INTERRUPTS	
	10.7	DEVICE-SPECIFIC I/O PORT CONFIGURATION	. 53
	10.8	MULTIPLEXED INPUT/OUTPUT PORTS	. 54
11		HIP PERIPHERALS	
	11.1	WATCHDOG TIMER (WDG)	. 55
	11.2	DUAL 12-BIT AUTORELOAD TIMER 4 (AT4)	. 57
		LITE TIMER 2 (LT2)	
	11.4	SERIAL PERIPHERAL INTERFACE (SPI)	. 84
		10-BIT A/D CONVERTER (ADC)	
	11.6	ANALOG COMPARATOR (CMP)	100
12	INSTF	RUCTION SET	104
		ST7 ADDRESSING MODES	
		INSTRUCTION GROUPS	
13		TRICAL CHARACTERISTICS	
		PARAMETER CONDITIONS	
	13.2	ABSOLUTE MAXIMUM RATINGS	111
		OPERATING CONDITIONS	
	13.4	SUPPLY CURRENT CHARACTERISTICS	
	13.5	CLOCK AND TIMING CHARACTERISTICS	
	13.6	MEMORY CHARACTERISTICS	
		EMC CHARACTERISTICS	
		I/O PORT PIN CHARACTERISTICS	
	13.9	CONTROL PIN CHARACTERISTICS	135
		COMMUNICATION INTERFACE CHARACTERISTICS	
	13.11	10-BIT ADC CHARACTERISTICS	139
		ANALOG COMPARATOR CHARACTERISTICS	
		PROGRAMMABLE INTERNAL VOLTAGE REFERENCE CHARACTERISTICS	
	13.14	CURRENT BIAS CHARACTERISTICS (FOR COMPARATOR AND INTERNAL VOLTA REFERENCE) 143	ΙGΕ
14		(AGE CHARACTERISTICS	144
		PACKAGE MECHANICAL DATA	
		SOLDERING INFORMATION	
15		CE CONFIGURATION AND ORDERING INFORMATION	
13		OPTION BYTES	
		DEVICE ORDERING INFORMATION	
		DEVELOPMENT TOOLS	
		ST7 APPLICATION NOTES	
16	_		154

Figure 14. Clock Management Block Diagram



# **SYSTEM INTEGRITY MANAGEMENT** (Cont'd)

Figure 19. Reset and Supply Management Block Diagram



# 9 POWER SAVING MODES

#### 9.1 INTRODUCTION


To give a large measure of flexibility to the application in terms of power consumption, five main power saving modes are implemented in the ST7 (see Figure 22):

- Slow
- Wait (and Slow-Wait)
- Active Halt
- Auto Wake up From Halt (AWUFH)
- Halt

After a RESET the normal operating mode is selected by default (RUN mode). This mode drives the device (CPU and embedded peripherals) by means of a master clock which is based on the main oscillator frequency divided or multiplied by 2 (f<sub>OSC2</sub>).

From RUN mode, the different power saving modes may be selected by setting the relevant register bits or by calling the specific ST7 software instruction whose action depends on the oscillator status.

Figure 22. Power Saving Mode Transitions



#### 9.2 SLOW MODE

This mode has two targets:


- To reduce power consumption by decreasing the internal clock in the device,
- To adapt the internal clock frequency (f<sub>CPU</sub>) to the available supply voltage.

SLOW mode is controlled by the SMS bit in the MCCSR register which enables or disables Slow mode.

In this mode, the oscillator frequency is divided by 32. The CPU and peripherals are clocked at this lower frequency.

**Note**: SLOW-WAIT mode is activated when entering WAIT mode while the device is already in SLOW mode.

Figure 23. SLOW Mode Clock Transition



- select rising edge
- reset the interrupt mask with the RIM instruction (in cases where a pin level change could occur)

## 10.2.2 Output Modes

Setting the DDRx bit selects output mode. Writing to the DR bits applies a digital value to the I/O through the latch. Reading the DR bits returns the previously stored value.

If an OR bit is available, different output modes can be selected by software: push-pull or opendrain. Refer to I/O Port Implementation section for configuration.

DR Value and Output Pin Status

DR	Push-Pull	Open-Drain
0	$V_{OL}$	$V_{OL}$
1	V <sub>OH</sub>	Floating

#### 10.2.3 Alternate Functions

Many ST7s I/Os have one or more alternate functions. These may include output signals from, or input signals to, on-chip peripherals. The Device

Pin Description table describes which peripheral signals can be input/output to which ports.

A signal coming from an on-chip peripheral can be output on an I/O. To do this, enable the on-chip peripheral as an output (enable bit in the peripheral's control register). The peripheral configures the I/O as an output and takes priority over standard I/O programming. The I/O's state is readable by addressing the corresponding I/O data register.

Configuring an I/O as floating enables alternate function input. It is not recommended to configure an I/O as pull-up as this will increase current consumption. Before using an I/O as an alternate input, configure it without interrupt. Otherwise spurious interrupts can occur.

Configure an I/O as input floating for an on-chip peripheral signal which can be input and output.

#### Caution:

I/Os which can be configured as both an analog and digital alternate function need special attention. The user must control the peripherals so that the signals do not arrive at the same time on the same pin. If an external clock is used, only the clock alternate function should be employed on that I/O pin and not the other alternate function.

## I/O PORTS (Cont'd)

## Analog alternate function

Configure the I/O as floating input to use an ADC input. The analog multiplexer (controlled by the ADC registers) switches the analog voltage present on the selected pin to the common analog rail, connected to the ADC input.

### **Analog Recommendations**

Do not change the voltage level or loading on any I/O while conversion is in progress. Do not have clocking pins located close to a selected analog pin.


**WARNING**: The analog input voltage level must be within the limits stated in the absolute maximum ratings.

## **10.3 I/O PORT IMPLEMENTATION**

The hardware implementation on each I/O port depends on the settings in the DDR and OR registers and specific I/O port features such as ADC input or open drain.

Switching these I/O ports from one state to another should be done in a sequence that prevents unwanted side effects. Recommended safe transitions are illustrated in Figure 33. Other transitions are potentially risky and should be avoided, since they may present unwanted side-effects such as spurious interrupt generation.

Figure 33. Interrupt I/O Port State Transitions



#### 10.4 UNUSED I/O PINS

Unused I/O pins must be connected to fixed voltage levels. Refer to Section 13.8.

#### 10.5 LOW POWER MODES

Mode	Description
WAIT	No effect on I/O ports. External interrupts cause the device to exit from WAIT mode.
HALT	No effect on I/O ports. External interrupts cause the device to exit from HALT mode.

#### **10.6 INTERRUPTS**

The external interrupt event generates an interrupt if the corresponding configuration is selected with DDR and OR registers and if the I bit in the CC register is cleared (RIM instruction).

Interrupt Event	Event Flag	Enable Control Bit		Exit from Halt
External interrupt on selected external event	-	DDRx ORx	Yes	Yes

#### **Related Documentation**

AN 970: SPI Communication between ST7 and EEPROM

AN1045: S/W implementation of I2C bus master

AN1048: Software LCD driver

# 11 ON-CHIP PERIPHERALS

## 11.1 WATCHDOG TIMER (WDG)

#### 11.1.1 Introduction

The Watchdog timer is used to detect the occurrence of a software fault, usually generated by external interference or by unforeseen logical conditions, which causes the application program to abandon its normal sequence. The Watchdog circuit generates an MCU reset on expiry of a programmed time period, unless the program refreshes the counter's contents before the T6 bit becomes cleared.

#### 11.1.2 Main Features

- Programmable free-running downcounter (64 increments of 16000 CPU cycles)
- Programmable reset
- Reset (if watchdog activated) when the T6 bit reaches zero


- Optional reset on HALT instruction (configurable by option byte)
- Hardware Watchdog selectable by option byte

## 11.1.3 Functional Description

The counter value stored in the CR register (bits T[6:0]), is decremented every 16000 machine cycles, and the length of the timeout period can be programmed by the user in 64 increments.

If the watchdog is activated (the WDGA bit is set) and when the 7-bit timer (bits T[6:0]) rolls over from 40h to 3Fh (T6 becomes cleared), it initiates a reset cycle pulling low the reset pin for typically  $30\mu s$ .

Figure 34. Watchdog Block Diagram



## **DUAL 12-BIT AUTORELOAD TIMER 4** (Cont'd)

Figure 38. PWM Function





Figure 39. PWM Signal from 0% to 100% Duty Cycle



# LITE TIMER (Cont'd)

Table 15. Lite Timer Register Map and Reset Values

Address (Hex.)	Register Label	7	6	5	4	3	2	1	0
08	LTCSR2 Reset Value	0	0	0	0	0	0	TB2IE 0	TB2F 0
09	LTARR	AR7	AR6	AR5	AR4	AR3	AR2	AR1	AR0
	Reset Value	0	0	0	0	0	0	0	0
0A	LTCNTR	CNT7	CNT6	CNT5	CNT4	CNT3	CNT2	CNT1	CNT0
	Reset Value	0	0	0	0	0	0	0	0
0B	LTCSR1 Reset Value	ICIE 0	ICF x	TB 0	TB1IE 0	TB1F 0	0	0	0
0C	LTICR	ICR7	ICR6	ICR5	ICR4	ICR3	ICR2	ICR1	ICR0
	Reset Value	0	0	0	0	0	0	0	0

## SERIAL PERIPHERAL INTERFACE (cont'd)

# 11.4.4 Clock Phase and Clock Polarity

Four possible timing relationships may be chosen by software, using the CPOL and CPHA bits (See Figure 5).


**Note:** The idle state of SCK must correspond to the polarity selected in the SPICSR register (by pulling up SCK if CPOL = 1 or pulling down SCK if CPOL = 0).

The combination of the CPOL clock polarity and CPHA (clock phase) bits selects the data capture clock edge.

Figure 5 shows an SPI transfer with the four combinations of the CPHA and CPOL bits. The diagram may be interpreted as a master or slave timing diagram where the SCK pin, the MISO pin and the MOSI pin are directly connected between the master and the slave device.

**Note**: If CPOL is changed at the communication byte boundaries, the SPI must be disabled by resetting the SPE bit.

Figure 57. Data Clock Timing Diagram



# SERIAL PERIPHERAL INTERFACE (cont'd)

## SPI CONTROL/STATUS REGISTER (SPICSR)

Read/Write (some bits Read Only) Reset Value: 0000 0000 (00h)

7							0
SPIF	WCOL	OVR	MODF	-	SOD	SSM	SSI

# Bit 7 = **SPIF** Serial Peripheral Data Transfer Flag (Read only)

This bit is set by hardware when a transfer has been completed. An interrupt is generated if SPIE = 1 in the SPICR register. It is cleared by a software sequence (an access to the SPICSR register followed by a write or a read to the SPIDR register).

- 0: Data transfer is in progress or the flag has been cleared.
- 1: Data transfer between the device and an external device has been completed.

**Note:** While the SPIF bit is set, all writes to the SPIDR register are inhibited until the SPICSR register is read.

Bit 6 = **WCOL** Write Collision status (Read only)
This bit is set by hardware when a write to the SPIDR register is done during a transmit sequence. It is cleared by a software sequence (see Figure 6).

- 0: No write collision occurred
- 1: A write collision has been detected

#### Bit 5 = **OVR** SPI Overrun error (Read only)

This bit is set by hardware when the byte currently being received in the shift register is ready to be transferred into the SPIDR register while SPIF = 1 (See Section 0.1.5.2). An interrupt is generated if SPIE = 1 in the SPICR register. The OVR bit is cleared by software reading the SPICSR register.

- 0: No overrun error
- 1: Overrun error detected

#### Bit 4 = **MODF** *Mode Fault flag (Read only)*

This bit is set by hardware when the  $\overline{SS}$  pin is pulled low in master mode (see Section 0.1.5.1 Master Mode Fault (MODF)). An SPI interrupt can be generated if SPIE = 1 in the SPICR register. This bit is cleared by a software sequence (An access to the SPICSR register while MODF = 1 followed by a write to the SPICR register).

- 0: No master mode fault detected
- 1: A fault in master mode has been detected

Bit 3 = Reserved, must be kept cleared.

## Bit 2 = **SOD** SPI Output Disable

This bit is set and cleared by software. When set, it disables the alternate function of the SPI output (MOSI in master mode / MISO in slave mode)

- 0: SPI output enabled (if SPE = 1)
- 1: SPI output disabled

## Bit $1 = SSM \overline{SS}$ Management

This bit is set and cleared by software. When set, it disables the alternate function of the SPI SS pin and uses the SSI bit value instead. See Section 0.1.3.2 Slave Select Management.

- 0: Hardware management (SS managed by external pin)
- 1: Software management (internal  $\overline{SS}$  signal controlled by SSI bit. External  $\overline{SS}$  pin free for general-purpose I/O)

#### Bit $0 = SSI \overline{SS}$ Internal Mode


This bit is set and cleared by software. It acts as a 'chip select' by controlling the level of the SS slave select signal when the SSM bit is set.

- 0: Slave selected
- 1: Slave deselected

# SPI DATA I/O REGISTER (SPIDR)

Read/Write

Reset Value: Undefined



The SPIDR register is used to transmit and receive data on the serial bus. In a master device, a write to this register will initiate transmission/reception of another byte.

**Notes:** During the last clock cycle the SPIF bit is set, a copy of the received data byte in the shift register is moved to a buffer. When the user reads the serial peripheral data I/O register, the buffer is actually being read.

While the SPIF bit is set, all writes to the SPIDR register are inhibited until the SPICSR register is read.

**Warning:** A write to the SPIDR register places data directly into the shift register for transmission.

A read to the SPIDR register returns the value located in the buffer and not the content of the shift register (see Figure 1).

## ANALOG COMPARATOR (Cont'd)

Figure 61. Analog Comparator and Internal Voltage Reference





Figure 62. Analog Comparator



#### 12.2 INSTRUCTION GROUPS

The ST7 family devices use an Instruction Set consisting of 63 instructions. The instructions may

be subdivided into 13 main groups as illustrated in the following table:

Load and Transfer	LD	CLR						
Stack operation	PUSH	POP	RSP					
Increment/Decrement	INC	DEC						
Compare and Tests	CP	TNZ	ВСР					
Logical operations	AND	OR	XOR	CPL	NEG			
Bit Operation	BSET	BRES						
Conditional Bit Test and Branch	BTJT	BTJF						
Arithmetic operations	ADC	ADD	SUB	SBC	MUL			
Shift and Rotates	SLL	SRL	SRA	RLC	RRC	SWAP	SLA	
Unconditional Jump or Call	JRA	JRT	JRF	JP	CALL	CALLR	NOP	RET
Conditional Branch	JRxx							
Interruption management	TRAP	WFI	HALT	IRET				
Condition Code Flag modification	SIM	RIM	SCF	RCF				

## Using a prebyte

The instructions are described with 1 to 4 bytes.

In order to extend the number of available opcodes for an 8-bit CPU (256 opcodes), three different prebyte opcodes are defined. These prebytes modify the meaning of the instruction they precede.

The whole instruction becomes:

PC-2 End of previous instruction

PC-1 Prebyte

PC Opcode

PC+1 Additional word (0 to 2) according to the number of bytes required to compute the effective address

These prebytes enable instruction in Y as well as indirect addressing modes to be implemented. They precede the opcode of the instruction in X or the instruction using direct addressing mode. The prebytes are:

PDY 90 Replace an X based instruction using immediate, direct, indexed, or inherent addressing mode by a Y one.

PIX 92 Replace an instruction using direct, direct bit or direct relative addressing mode to an instruction using the corresponding indirect addressing mode. It also changes an instruction using X indexed addressing mode to an instruction using indirect X indexed addressing mode.

PIY 91 Replace an instruction using X indirect indexed addressing mode by a Y one.


## 12.2.1 Illegal Opcode Reset

In order to provide enhanced robustness to the device against unexpected behavior, a system of illegal opcode detection is implemented. If a code to be executed does not correspond to any opcode or prebyte value, a reset is generated. This, combined with the Watchdog, allows the detection and recovery from an unexpected fault or interference.

**Note:** A valid prebyte associated with a valid opcode forming an unauthorized combination does not generate a reset.

# **OPERATING CONDITIONS** (Cont'd)

Figure 70. PLL  $\Delta f_{\mbox{\footnotesize{CPU}}}/f_{\mbox{\footnotesize{CPU}}}$  versus time



# 13.3.5.3 32MHz PLL

 $T_A = -40$  to 125°C, unless otherwise specified

Symbol	Parameter	Min	Тур	Max	Unit
V <sub>DD</sub>	Voltage 1)	4.5	5	5.5	V
f <sub>PLL32</sub>	Frequency 1)		32		MHz
f <sub>INPUT</sub>	Input Frequency	7	8	9	MHz

# Note:

1. 32 MHz is guaranteed within this voltage range.

# I/O PORT PIN CHARACTERISTICS (Cont'd)

Figure 87. Typical  $V_{OL}$  at  $V_{DD}$ =2.7V (High-sink)




Figure 88. Typical V<sub>OL</sub> at V<sub>DD</sub>=3.3V (High-sink)




Figure 89. Typical  $V_{OL}$  at  $V_{DD}$ =5V (High-sink)




Figure 90. Typical V<sub>OL</sub> vs. V<sub>DD</sub> (standard I/Os)




Figure 91. Typical  $V_{OL}$  vs  $V_{DD}$  (High-sink)





Figure 92. Typical V<sub>OL</sub> vs V<sub>DD</sub> (Port C)



477

#### 13.9 CONTROL PIN CHARACTERISTICS

## 13.9.1 Asynchronous RESET Pin

 $T_A = -40$ °C to 125°C, unless otherwise specified

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
V <sub>IL</sub>	Input low level voltage 1)			V <sub>ss</sub> - 0.3		$0.3xV_{DD}$	V
V <sub>IH</sub>	Input high level voltage 1)			$0.7xV_{DD}$		V <sub>DD</sub> + 0.3	V
V <sub>hys</sub>	Schmitt trigger voltage hysteresis 1)				2		V
V <sub>OL</sub>	Output low level voltage 1)2)	V <sub>DD</sub> =5V	$I_{IO}$ =+5mA $T_A$ ≤85°C $I_{IO}$ =+2mA $T_A$ ≤85°C		0.5	1.0	V
V OL			I <sub>IO</sub> =+2mA T <sub>A</sub> ≤85°C		0.2	0.4	V
R <sub>ON</sub>	Pull-up equivalent resistor 3)	V <sub>DD</sub> =5V		20	40	80	kΩ
I ION	Tull-up equivalent resistor	V <sub>DD</sub> =3V	1)	40	70	120	NS2
t <sub>w(RSTL)out</sub>	Generated reset pulse duration	Internal reset sources			30		μS
t <sub>h(RSTL)in</sub>	External reset pulse hold time 4)			20			μS
t <sub>g(RSTL)in</sub>	Filtered glitch duration		_		200		ns

#### Notes:

- 1. Data based on characterization results, not tested in production.
- 2. The  $I_{IO}$  current sunk must always respect the absolute maximum rating specified in Section 13.2.2 and the sum of  $I_{IO}$  (I/O ports and control pins) must not exceed  $I_{VSS}$ .
- 3. The R $_{ON}$  pull-up equivalent resistor is based on a resistive transistor. Specified for voltages on  $\overline{\text{RESET}}$  pin between  $V_{ILmax}$  and  $V_{DD}$
- 4. To guarantee the reset of the device, a minimum pulse has to be applied to the  $\overline{\text{RESET}}$  pin. All short pulses applied on  $\overline{\text{RESET}}$  pin with a duration below  $t_{h(RSTL)in}$  can be ignored.

#### 13.10 COMMUNICATION INTERFACE CHARACTERISTICS


## 13.10.1 SPI - Serial Peripheral Interface

Subject to general operating conditions for  $V_{DD}$ ,  $f_{OSC}$ , and  $T_A$  unless otherwise specified.

Refer to I/O port characteristics for more details on the input/output alternate function characteristics (SS, SCK, MOSI, MISO).

Symbol	Parameter	Conditions	Min	Max	Unit
f <sub>SCK</sub>	SPI clock frequency	Master f <sub>CPU</sub> =8MHz	f <sub>CPU</sub> /128 0.0625	f <sub>CPU</sub> /4 2	MHz
1/t <sub>c(SCK)</sub>	SET CLOCK Trequency	Slave f <sub>CPU</sub> =8MHz	0	f <sub>CPU</sub> /2 4	IVIITIZ
t <sub>r(SCK)</sub>	SPI clock rise and fall time		see I/O port p	oin description	n
$t_{su(\overline{SS})}^{(1)}$	SS setup time 4)	Slave	(4 x T <sub>CPU</sub> ) + 50		
t <sub>h(SS)</sub> 1)	SS hold time	Slave	120		
t <sub>w(SCKL)</sub> 1) t <sub>w(SCKL)</sub> 1)	SCK high and low time	Master Slave	100 90		
t <sub>su(MI)</sub> 1) t <sub>su(SI)</sub> 1)	Data input setup time	Master Slave	100 100		
t <sub>h(MI)</sub> 1) t <sub>h(SI)</sub> 1)	Data input hold time	Master Slave	100 100		ns
t <sub>a(SO)</sub> 1)	Data output access time	Slave	0	120	
t <sub>dis(SO)</sub> 1)	Data output disable time	Slave		240	
t <sub>v(SO)</sub> 1)	Data output valid time	Slave (after enable adge)		120	
t <sub>h(SO)</sub> 1)	Data output hold time	- Slave (after enable edge)	0		
t <sub>v(MO)</sub> 1)	Data output valid time	Master (after enable		120	
t <sub>h(MO)</sub> 1)	Data output hold time	edge)	0		

Figure 107. SPI Slave Timing Diagram with CPHA=0 3)



## Notes:


- 1. Data based on design simulation, not tested in production.
- 2. When no communication is on-going the data output line of the SPI (MOSI in master mode, MISO in slave mode) has its alternate function capability released. In this case, the pin status depends on the I/O port configuration.
- 3. Measurement points are done at CMOS levels: 0.3xV<sub>DD</sub> and 0.7xV<sub>DD</sub>.
- **4.** Depends on  $f_{CPU}$ . For example, if  $f_{CPU}$ =8MHz, then  $T_{CPU}$  = 1/ $f_{CPU}$  =125ns and  $t_{su(\overline{SS})}$ =550ns

#### 13.11 10-BIT ADC CHARACTERISTICS

Subject to general operating condition for  $V_{DD}$ ,  $f_{OSC}$ , and  $T_A$  unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ 1)	Max	Unit
f <sub>ADC</sub>	ADC clock frequency				4	MHz
V <sub>AIN</sub>	Conversion voltage range 2)		V <sub>SSA</sub>		$V_{DDA}$	V
R <sub>AIN</sub>	External input resistor				10 <sup>3)</sup>	kΩ
C <sub>ADC</sub>	Internal sample and hold capacitor			6		pF
t <sub>STAB</sub>	Stabilization time after ADC enable		0 <sup>4)</sup>			
	Conversion time (Sample+Hold)	f <sub>CPU</sub> =8MHz, f <sub>ADC</sub> =4MHz		3.5		μs
t <sub>ADC</sub>	- Sample capacitor loading time - Hold conversion time	100-00012, ADC-10012		1/f <sub>ADC</sub>		
1	Analog Part			1		mA
I <sub>ADC</sub>	Digital Part			0.2		IIIA

Figure 110. Typical Application with ADC



#### Notes:

- 1. Unless otherwise specified, typical data are based on  $T_A=25^{\circ}C$  and  $V_{DD}-V_{SS}=5V$ . They are given only as design guidelines and are not tested.
- 2. When  $V_{DDA}$  and  $V_{SSA}$  pins are not available on the pinout, the ADC refers to  $V_{DD}$  and  $V_{SS}$ .
- 3. Any added external serial resistor will downgrade the ADC accuracy (especially for resistance greater than  $10k\Omega$ ). Data based on characterization results, not tested in production.
- 4. The stabilization time of the AD converter is masked by the first  $t_{\text{LOAD}}$ . The first conversion after the enable is then always valid.

## Related application notes:

Understanding and minimizing ADC conversion errors (AN1636) Software techniques for compensating ST7 ADC errors (AN1711)

	317LII	E1xB FASTROM	i illici ocoliti olic	option not		
Customer Address	 					
D	 e*: assigned	by STMicroelec	tronics.			
Device Type/Memory Size						
FASTROM DEVICE:		2K		4K	 	
VFQFPN20:   SO20:   PDIP20:   SO16:   PDIP16:	[] S	ST7PLIT19BY0M:	(   []S x   []S x   []S x   []S	T7PLIT19BY1M>	<b>(</b>	
Warning: Addresses DEE and RCCR1 (see section	0h, DE 7.1 on p	E1h, DEE2h and age 23).	d DEE3h are res	erved areas for	ST to program RCCF	
Conditioning (check only o VFQFPN SO	ne optio [] Ta [] Ta	n, do not specify pe & Reel pe & Reel	for DIP package) [] Tray [] Tube	):		
Special marking: [ Authorized characters are Maximum character coun	letters,	digits, '.', '-', '/' a	nd spaces only.	"		
Temperature range:		[]-40°C to +85°C		[]-40°C to	[]-40°C to +125°C	
Watchdog selection (WDG_SW):		[] Software activation		[] Hardware	[] Hardware activation	
Watchdog reset on Halt (WDG_H		ALT): [] Reset		[] No Reset	[] No Reset	
LVD reset (LVD):	D reset (LVD):		[] Disabled		[] Enabled [] Highest threshold [] Medium threshold [] Lowest threshold	
Sector 0 size (SEC):		[] 0.5K	[]1K	[]2K	[]4K	
Readout protection (FMP_R):		[] Disabled	[] Enabled			
Flash write protection (FMP_W):		[] Disabled	[] Enabled			
RC oscillator (OSC) :		[] Disabled	[] Enabled			
Clock source selection (CKSEL): (if OSC disabled)		[] External crystal / ceramic resor [] External Clock on PB4 [] External Clock on PC0		sonator:		
PLL (PLLOFF):		[] Disabled	Disabled [] Enabled			
PLL factor (PLLx4x8):		[] PLLx4	PLLx4 [] PLLx8			
PLL32 (PLL32OFF):		[] Disabled	[] Enabled			
Comments : Supply operating range in t	he appli	cation:				

152/159

# **15.4 ST7 APPLICATION NOTES**

# **Table 29. ST7 Application Notes**

IDENTIFICATION	DESCRIPTION			
APPLICATION EXAMPLES				
AN1658	SERIAL NUMBERING IMPLEMENTATION			
AN1720	MANAGING THE READ-OUT PROTECTION IN FLASH MICROCONTROLLERS			
AN1755	A HIGH RESOLUTION/PRECISION THERMOMETER USING ST7 AND NE555			
AN1756	CHOOSING A DALI IMPLEMENTATION STRATEGY WITH ST7DALI			
AN1812	A HIGH PRECISION, LOW COST, SINGLE SUPPLY ADC FOR POSITIVE AND NEGATIVE IN- PUT VOLTAGES			
EXAMPLE DRIVERS				
AN 969	SCI COMMUNICATION BETWEEN ST7 AND PC			
AN 970	SPI COMMUNICATION BETWEEN ST7 AND EEPROM			
AN 971	I <sup>2</sup> C COMMUNICATION BETWEEN ST7 AND M24CXX EEPROM			
AN 972	ST7 SOFTWARE SPI MASTER COMMUNICATION			
AN 973	SCI SOFTWARE COMMUNICATION WITH A PC USING ST72251 16-BIT TIMER			
AN 974	REAL TIME CLOCK WITH ST7 TIMER OUTPUT COMPARE			
AN 976	DRIVING A BUZZER THROUGH ST7 TIMER PWM FUNCTION			
AN 979	DRIVING AN ANALOG KEYBOARD WITH THE ST7 ADC			
AN 980	ST7 KEYPAD DECODING TECHNIQUES, IMPLEMENTING WAKE-UP ON KEYSTROKE			
AN1017	USING THE ST7 UNIVERSAL SERIAL BUS MICROCONTROLLER			
AN1041	USING ST7 PWM SIGNAL TO GENERATE ANALOG OUTPUT (SINUSOÏD)			
AN1042	ST7 ROUTINE FOR I <sup>2</sup> C SLAVE MODE MANAGEMENT			
AN1044	MULTIPLE INTERRUPT SOURCES MANAGEMENT FOR ST7 MCUS			
AN1045	ST7 S/W IMPLEMENTATION OF I2C BUS MASTER			
AN1046	UART EMULATION SOFTWARE			
AN1047	MANAGING RECEPTION ERRORS WITH THE ST7 SCI PERIPHERALS			
AN1048	ST7 SOFTWARE LCD DRIVER			
AN1078	PWM DUTY CYCLE SWITCH IMPLEMENTING TRUE 0% & 100% DUTY CYCLE			
AN1082	DESCRIPTION OF THE ST72141 MOTOR CONTROL PERIPHERALS REGISTERS			
AN1083	ST72141 BLDC MOTOR CONTROL SOFTWARE AND FLOWCHART EXAMPLE			
AN1105	ST7 PCAN PERIPHERAL DRIVER			
AN1129	PWM MANAGEMENT FOR BLDC MOTOR DRIVES USING THE ST72141			
AN1130	AN INTRODUCTION TO SENSORLESS BRUSHLESS DC MOTOR DRIVE APPLICATION WITH THE ST72141			
AN1148	USING THE ST7263 FOR DESIGNING A USB MOUSE			
AN1149	HANDLING SUSPEND MODE ON A USB MOUSE			
AN1180	USING THE ST7263 KIT TO IMPLEMENT A USB GAME PAD			
AN1276	BLDC MOTOR START ROUTINE FOR THE ST72141 MICROCONTROLLER			
AN1321	USING THE ST72141 MOTOR CONTROL MCU IN SENSOR MODE			
AN1325	USING THE ST7 USB LOW-SPEED FIRMWARE V4.X			
AN1445	EMULATED 16 BIT SLAVE SPI			
AN1475	DEVELOPING AN ST7265X MASS STORAGE APPLICATION			
AN1504	STARTING A PWM SIGNAL DIRECTLY AT HIGH LEVEL USING THE ST7 16-BIT TIMER			
AN1602	16-BIT TIMING OPERATIONS USING ST7262 OR ST7263B ST7 USB MCUS			
AN1633	DEVICE FIRMWARE UPGRADE (DFU) IMPLEMENTATION IN ST7 NON-USB APPLICATIONS			
AN1712	GENERATING A HIGH RESOLUTION SINEWAVE USING ST7 PWMART			
AN1713	SMBUS SLAVE DRIVER FOR ST7 I2C PERIPHERALS			
AN1753	SOFTWARE UART USING 12-BIT ART			