



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Last Time Buy
Core Processor	8051
Core Size	8-Bit
Speed	25MHz
Connectivity	SMBus (2-Wire/I <sup>2</sup> C), SPI, UART/USART
Peripherals	POR, PWM, WDT
Number of I/O	17
Program Memory Size	8KB (8K x 8)
Program Memory Type	OTP
EEPROM Size	
RAM Size	768 x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	20-VFQFN Exposed Pad
Supplier Device Package	20-QFN (4x4)
Purchase URL	https://www.e-xfl.com/product-detail/silicon-labs/c8051t631-gmr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# C8051T630/1/2/3/4/5

# SFR Definition 6.2. ADC0H: ADC0 Data Word MSB

Bit	7	6	5	4	3	2	1	0	
Name		ADC0H[7:0]							
Туре		R/W							
Reset	0	0	0	0	0	0	0	0	

SFR Address = 0xBE

Bit	Name	Function
7:0	ADC0H[7:0]	ADC0 Data Word High-Order Bits.
		For AD0LJST = 0: Bits 7–2 will read 000000b. Bits 1–0 are the upper 2 bits of the 10- bit ADC0 Data Word.
		For AD0LJST = 1: Bits 7–0 are the most-significant bits of the 10-bit ADC0 Data Word.
		<b>Note:</b> In 8-bit mode AD0LJST is ignored, and ADC0H holds the 8-bit data word.

# SFR Definition 6.3. ADC0L: ADC0 Data Word LSB

Bit	7	6	5	4	3	2	1	0
Name	ADC0L[7:0]							
Туре		R/W						
Reset	0	0	0	0	0	0	0	0

SFR Address = 0xBD

Bit	Name	Function
7:0	ADC0L[7:0]	ADC0 Data Word Low-Order Bits.
		For AD0LJST = 0: Bits 7–0 are the lower 8 bits of the 10-bit Data Word.
		For AD0LJST = 1: Bits 7–6 are the lower 2 bits of the 10-bit Data Word. Bits 5–0 will read 000000b.
		Note: In 8-bit mode AD0LJST is ignored, and ADC0L will read back 00000000b.



# SFR Definition 6.7. ADC0LTH: ADC0 Less-Than Data High Byte

Bit	7	6	5	4	3	2	1	0	
Nam	ADC0LTH[7:0]								
Туре	R/W								
Rese	et <sup>0</sup>	0 0 0 0 0 0 0							
SFR A	Address = 0xC6								
Bit	Name	Function							
7:0	ADC0LTH[7:0]	ADC0 Le	DC0 Less-Than Data Word High-Order Bits.						

## SFR Definition 6.8. ADC0LTL: ADC0 Less-Than Data Low Byte

Bit	7	6	5	4	3	2	1	0		
Nam	e	ADC0LTL[7:0]								
Туре	9	R/W								
Reset         0 <td>0</td> <td>0</td>						0	0			
SFR A	Address = 0xC5									
Bit	Name	Function								
7:0	ADC0LTL[7:0]	ADC0LTL[7:0] ADC0 Less-Than Data Word Low-Order Bits.								



# SFR Definition 6.9. AMX0P: AMUX0 Positive Channel Select

Bit	7	6	5	4	3	2	1	0	
Name				AMX0P[4:0]					
Туре	R	R	R		R/W				
Reset	0	0	0	1	1	1	1	1	

SFR Address = 0xBB

Bit	Name		Function
7:5	Unused	Unused. Read = 00	00b; Write = Don't Care.
4:0	AMX0P[4:0]	AMUX0 Positive II	nput Selection.
		00000:	P0.0
		00001:	P0.1
		00010:	P0.2
		00011:	P0.3
		00100:	P0.4
		00101:	P0.5
		00110:	P0.6
		00111:	P0.7
		01000:	P1.0
		01001:	P1.1
		01010:	P1.2
		01011:	P1.3
		01100:	P1.4
		01101:	P1.5
		01110:	P1.6
		01111:	P1.7
		10000:	Temp Sensor
		10001:	V <sub>DD</sub>
		10010 – 11111:	no input selected



# SFR Definition 8.2. IDA0H: IDA0 Data Word MSB

Bit	7	6	5	4	3	2	1	0	
Name				IDAC	[9:2]				
Туре		R/W							
Reset	0 0 0 0 0 0 0 0								
SFR Add	dress = 0x97	7							

Bit	Name	Function
7:0	IDA0[9:2]	IDA0 Data Word High-Order Bits.
		Upper 8 bits of the 10-bit IDA0 Data Word.

#### SFR Definition 8.3. IDA0L: IDA0 Data Word LSB

Bit	7	6	5	4	3	2	1	0
Name	IDAC	D[1:0]						
Туре	R/W		R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0

SFR Address = 0x96

Bit	Name	Function
7:6	IDA0[1:0]	IDA0 Data Word Low-Order Bits.
		Lower 2 bits of the 10-bit IDA0 Data Word.
5:0	Unused	Unused. Read = 000000b. Write = Don't care.



# SFR Definition 9.1. REF0CN: Reference Control

Bit	7	6	5	4	3	2	1	0	
Nam	e REFBG	S		REGOVR	REFSL	TEMPE	BIASE	REFBE	
Туре	e R/W	R	R	R/W	R/W	R/W	R/W	R/W	
Rese	et O	0	0	0	0	0	0	0	
SFR A	Address = 0	kD1							
Bit	Name				Function				
7	REFBGS	<b>Reference Bu</b> This bit select 0: 2x Gain 1: 1x Gain	<b>iffer Gain S</b> s between 1	elect. x and 2x gai	n for the on-	chip voltage	reference bu	uffer.	
6:5	Unused	Unused. Read	I = 00b; Writ	e = don't car	е.				
4	REGOVI	This bit "overr erence source 0: The voltage 1: The interna	Regulator Reference Override. This bit "overrides" the REFSL bit, and allows the internal regulator to be used as a reference source. 0: The voltage reference source is selected by the REFSL bit. 1: The internal regulator is used as the voltage reference.						
3	REFSL	Voltage Refer This bit select 0: V <sub>REF</sub> pin us 1: V <sub>DD</sub> used a	Voltage Reference Select. This bit selects the ADCs voltage reference. 0: V <sub>REF</sub> pin used as voltage reference. 1: V <sub>DD</sub> used as voltage reference.						
2	TEMPE	Temperature 0: Internal Ten 1: Internal Ten	Temperature Sensor Enable Bit.         0: Internal Temperature Sensor off.         1: Internal Temperature Sensor on.						
1	BIASE	Internal Anal 0: Internal Bia 1: Internal Bia	Internal Analog Bias Generator Enable Bit. 0: Internal Bias Generator off. 1: Internal Bias Generator on.						
0	REFBE	<ul> <li>On-chip Reference Buffer Enable Bit.</li> <li>0: On-chip Reference Buffer off.</li> <li>1: On-chip Reference Buffer on. Internal voltage reference driven on the V<sub>REF</sub> pin.</li> </ul>						<sub>EF</sub> pin.	



#### SFR Definition 18.1. VDM0CN: V<sub>DD</sub> Monitor Control

Bit	7	6	5	4	3	2	1	0
Name	VDMEN	VDDSTAT						
Туре	R/W	R	R	R	R	R	R	R
Reset	Varies	Varies	0	0	0	0	0	0

SFR Address = 0xFF

Bit	Name	Function
7	VDMEN	V <sub>DD</sub> Monitor Enable.
		This bit turns the V <sub>DD</sub> monitor circuit on/off. The V <sub>DD</sub> Monitor cannot generate system resets until it is also selected as a reset source in register RSTSRC (SFR Definition 18.2). Selecting the V <sub>DD</sub> monitor as a reset source before it has stabilized may generate a system reset. In systems where this reset would be undesirable, a delay should be introduced between enabling the V <sub>DD</sub> Monitor and selecting it as a reset source. See Table 5.4 for the minimum V <sub>DD</sub> Monitor turn-on time. 0: V <sub>DD</sub> Monitor Disabled. 1: V <sub>DD</sub> Monitor Enabled.
6	VDDSTAT	V <sub>DD</sub> Status.
		This bit indicates the current power supply status ( $V_{DD}$ Monitor output). 0: $V_{DD}$ is at or below the $V_{DD}$ monitor threshold. 1: $V_{DD}$ is above the $V_{DD}$ monitor threshold.
5:0	Unused	Unused. Read = 000000b; Write = Don't care.

#### 18.3. External Reset

The external  $\overrightarrow{\text{RST}}$  pin provides a means for external circuitry to force the device into a reset state. As<u>serting</u> an active-low signal on the  $\overrightarrow{\text{RST}}$  pin generates a reset; an external pullup and/or decoupling of the  $\overrightarrow{\text{RST}}$  pin may be necessary to avoid erroneous noise-induced resets. See Table 5.4 for complete  $\overrightarrow{\text{RST}}$  pin specifications. The PINRSF flag (RSTSRC.0) is set on exit from an external reset.

#### 18.4. Missing Clock Detector Reset

The Missing Clock Detector (MCD) is a one-shot circuit that is triggered by the system clock. If the system clock remains high or low for more than 100  $\mu$ s, the one-shot will time out and generate a reset. After a MCD reset, the MCDRSF flag (RSTSRC.2) will read 1, signifying the MCD as the reset source; otherwise, this bit reads 0. Writing a 1 to the MCDRSF bit enables the Missing Clock Detector; writing a 0 disables it. The state of the RST pin is unaffected by this reset.



#### **19.4. External Oscillator Drive Circuit**

The external oscillator circuit may drive an external capacitor or RC network. A CMOS clock may also provide a clock input. In RC, capacitor, or CMOS clock configuration, the clock source should be wired to the EXTCLK pin as shown in Figure 19.1. The type of external oscillator must be selected in the OSCXCN register, and the frequency control bits (XFCN) must be selected appropriately (see SFR Definition 19.5).

**Important Note on External Oscillator Usage:** Port pins must be configured when using the external oscillator circuit. When the external oscillator drive circuit is enabled in capacitor, RC, or CMOS clock mode, Port pin P0.3 is used as EXTCLK. The Port I/O Crossbar should be configured to skip the Port pin used by the oscillator circuit; see Section "20.3. Priority Crossbar Decoder" on page 114 for Crossbar configuration. Additionally, when using the external oscillator circuit in capacitor or RC mode, the associated Port pin should be configured as an **analog input**. In CMOS clock mode, the associated pin should be configured as a **digital input**. See Section "20.4. Port I/O Initialization" on page 116 for details on Port input mode selection.



#### 19.4.1. External RC Example

If an RC network is used as an external oscillator source for the MCU, the circuit should be configured as shown in Figure 19.1, "RC Mode". The capacitor should be no greater than 100 pF; however for very small capacitors, the total capacitance may be dominated by parasitic capacitance in the PCB layout. To determine the required External Oscillator Frequency Control value (XFCN) in the OSCXCN Register, first select the RC network value to produce the desired frequency of oscillation, according to Equation 19.1, where f = the frequency of oscillation in MHz, C = the capacitor value in pF, and R = the pull-up resistor value in k $\Omega$ .

#### **Equation 19.1. RC Mode Oscillator Frequency**

$$f = 1.23 \times 10^3 / (R \times C)$$

For example: If the frequency desired is 100 kHz, let R = 246 k $\Omega$  and C = 50 pF:

 $f = 1.23(10^3) / RC = 1.23(10^3) / [246 \times 50] = 0.1 MHz = 100 kHz$ 

Referring to the table in SFR Definition 19.5, the required XFCN setting is 010b.

#### 19.4.2. External Capacitor Example

If a capacitor is used as an external oscillator for the MCU, the circuit should be configured as shown in Figure 19.1, "C Mode". The capacitor should be no greater than 100 pF; however for very small capacitors, the total capacitance may be dominated by parasitic capacitance in the PCB layout. To determine the required External Oscillator Frequency Control value (XFCN) in the OSCXCN Register, select the capacitor to be used and find the frequency of oscillation according to Equation 19.2, where f = the frequency of oscillation in MHz, C = the capacitor value in pF, and V<sub>DD</sub> = the MCU power supply in Volts.

#### Equation 19.2. C Mode Oscillator Frequency

$$f = (KF)/(R \times V_{DD})$$

For example: Assume  $V_{DD} = 3.0$  V and f = 150 kHz:

f = KF / (C x VDD) 0.150 MHz = KF / (C x 3.0)

Since the frequency of roughly 150 kHz is desired, select the K Factor from the table in SFR Definition 19.5 (OSCXCN) as KF = 22:

0.150 MHz = 22 / (C x 3.0) C x 3.0 = 22 / 0.150 MHz C = 146.6 / 3.0 pF = 48.8 pF

Therefore, the XFCN value to use in this example is 011b and C = 50 pF.



# C8051T630/1/2/3/4/5

#### SFR Definition 20.5. P1MASK: Port 1 Mask Register

Bit	7	6	5	4	3	2	1	0		
Name	P1MASK[7:0]									
Туре	R/W									
Reset	0	0	0	0	0	0	0	0		

SFR Address = 0xEE

Bit	Name	Function
7:0	P1MASK[7:0]	Port 1 Mask Value. Selects P1 pins to be compared to the corresponding bits in P1MAT.
		0: P1.n pin logic value is ignored and cannot cause a Port Mismatch event. 1: P1.n pin logic value is compared to P1MAT.n.

## SFR Definition 20.6. P1MAT: Port 1 Match Register

Bit	7	6	5	4	3	2	1	0			
Name	P1MAT[7:0]										
Туре	R/W										
Reset	t 1 1 1 1 1 1 1 1						1				

SFR Address = 0xED

Bit	Name	Function
7:0	P1MAT[7:0]	Port 1 Match Value. Match comparison value used on Port 1 for bits in P1MASK which are set to 1
		0: P1.n pin logic value is compared with logic LOW. 1: P1.n pin logic value is compared with logic HIGH.



#### 21.1. Supporting Documents

It is assumed the reader is familiar with or has access to the following supporting documents:

- 1. The I<sup>2</sup>C-Bus and How to Use It (including specifications), Philips Semiconductor.
- 2. The I<sup>2</sup>C-Bus Specification—Version 2.0, Philips Semiconductor.
- 3. System Management Bus Specification—Version 1.1, SBS Implementers Forum.

#### 21.2. SMBus Configuration

Figure 21.2 shows a typical SMBus configuration. The SMBus specification allows any recessive voltage between 3.0 V and 5.0 V; different devices on the bus may operate at different voltage levels. The bi-directional SCL (serial clock) and SDA (serial data) lines must be connected to a positive power supply voltage through a pullup resistor or similar circuit. Every device connected to the bus must have an open-drain or open-collector output for both the SCL and SDA lines, so that both are pulled high (recessive state) when the bus is free. The maximum number of devices on the bus is limited only by the requirement that the rise and fall times on the bus not exceed 300 ns and 1000 ns, respectively.



Figure 21.2. Typical SMBus Configuration

#### 21.3. SMBus Operation

Two types of data transfers are possible: data transfers from a master transmitter to an addressed slave receiver (WRITE), and data transfers from an addressed slave transmitter to a master receiver (READ). The master device initiates both types of data transfers and provides the serial clock pulses on SCL. The SMBus interface may operate as a master or a slave, and multiple master devices on the same bus are supported. If two or more masters attempt to initiate a data transfer simultaneously, an arbitration scheme is employed with a single master always winning the arbitration. Note that it is not necessary to specify one device as the Master in a system; any device who transmits a START and a slave address becomes the master for the duration of that transfer.

A typical SMBus transaction consists of a START condition followed by an address byte (Bits7–1: 7-bit slave address; Bit0: R/W direction bit), one or more bytes of data, and a STOP condition. Bytes that are received (by a master or slave) are acknowledged (ACK) with a low SDA during a high SCL (see Figure 21.3). If the receiving device does not ACK, the transmitting device will read a NACK (not acknowledge), which is a high SDA during a high SCL.

The direction bit (R/W) occupies the least-significant bit position of the address byte. The direction bit is set to logic 1 to indicate a "READ" operation and cleared to logic 0 to indicate a "WRITE" operation.



# SFR Definition 21.1. SMB0CF: SMBus Clock/Configuration

Bit	7	6	5	4	3	2	1	0	
Name	ENSMB	INH	BUSY	EXTHOLD	SMBTOE	SMBFTE	SMBCS[1:0]		
Туре	R/W	R/W	R	R/W	R/W	R/W	R/W		
Reset	0	0	0	0	0	0	0 0		

SFR Address = 0xC1

Bit	Name	Function
7	ENSMB	SMBus Enable.
		This bit enables the SMBus interface when set to 1. When enabled, the interface constantly monitors the SDA and SCL pins.
6	INH	SMBus Slave Inhibit.
		When this bit is set to logic 1, the SMBus does not generate an interrupt when slave events occur. This effectively removes the SMBus slave from the bus. Master Mode interrupts are not affected.
5	BUSY	SMBus Busy Indicator.
		This bit is set to logic 1 by hardware when a transfer is in progress. It is cleared to logic 0 when a STOP or free-timeout is sensed.
4	EXTHOLD	SMBus Setup and Hold Time Extension Enable.
		This bit controls the SDA setup and hold times according to Table 21.2.
		1: SDA Extended Setup and Hold Times enabled.
3	SMBTOE	SMBus SCL Timeout Detection Enable.
		This bit enables SCL low timeout detection. If set to logic 1, the SMBus forces Timer 3 to reload while SCL is high and allows Timer 3 to count when SCL goes low. If Timer 3 is configured to Split Mode, only the High Byte of the timer is held in reload while SCL is high. Timer 3 should be programmed to generate interrupts at 25 ms, and the Timer 3 interrupt service routine should reset SMBus communication.
2	SMBFTE	SMBus Free Timeout Detection Enable.
		When this bit is set to logic 1, the bus will be considered free if SCL and SDA remain high for more than 10 SMBus clock source periods.
1:0	SMBCS[1:0]	SMBus Clock Source Selection.
		These two bits select the SMBus clock source, which is used to generate the SMBus bit rate. The selected device should be configured according to Equation 21.1. 00: Timer 0 Overflow 01: Timer 1 Overflow 10: Timer 2 High Byte Overflow 11: Timer 2 Low Byte Overflow



#### 21.5.4. Read Sequence (Slave)

During a read sequence, an SMBus master reads data from a slave device. The slave in this transfer will be a receiver during the address byte, and a transmitter during all data bytes. When slave events are enabled (INH = 0), the interface enters Slave Receiver Mode (to receive the slave address) when a START followed by a slave address and direction bit (READ in this case) is received. If hardware ACK generation is disabled, upon entering Slave Receiver Mode, an interrupt is generated and the ACKRQ bit is set. The software must respond to the received slave address with an ACK, or ignore the received slave address with a NACK. If hardware ACK generation is enabled, the hardware will apply the ACK for a slave address which matches the criteria set up by SMB0ADR and SMB0ADM. The interrupt will occur after the ACK cycle.

If the received slave address is ignored (by software or hardware), slave interrupts will be inhibited until the next START is detected. If the received slave address is acknowledged, zero or more data bytes are transmitted. If the received slave address is acknowledged, data should be written to SMB0DAT to be transmitted. The interface enters slave transmitter mode, and transmits one or more bytes of data. After each byte is transmitted, the master sends an acknowledge bit; if the acknowledge bit is an ACK, SMB0DAT should be written with the next data byte. If the acknowledge bit is a NACK, SMB0DAT should not be written to before SI is cleared (an error condition may be generated if SMB0DAT is written following a received NACK while in slave transmitter mode). The interface exits slave transmitter mode after receiving a STOP. Note that the interface will switch to slave receiver mode if SMB0DAT is not written following a Slave Transmitter interrupt. Figure 21.8 shows a typical slave read sequence. Two transmitted data bytes are shown, though any number of bytes may be transmitted. Notice that all of the "data byte transferred" interrupts occur **after** the ACK cycle in this mode, regardless of whether hardware ACK generation is enabled.





#### 21.6. SMBus Status Decoding

The current SMBus status can be easily decoded using the SMB0CN register. The appropriate actions to take in response to an SMBus event depend on whether hardware slave address recognition and ACK generation is enabled or disabled. Table 21.5 describes the typical actions when hardware slave address recognition and ACK generation is disabled. Table 21.6 describes the typical actions when hardware slave address recognition and ACK generation is enabled. In the tables, STATUS VECTOR refers to the four upper bits of SMB0CN: MASTER, TXMODE, STA, and STO. The shown response options are only the typical responses; application-specific procedures are allowed as long as they conform to the SMBus specification. Highlighted responses are allowed by hardware but do not conform to the SMBus specification.



# C8051T630/1/2/3/4/5

# Table 21.5. SMBus Status Decoding With Hardware ACK Generation Disabled(EHACK = 0)

	Valu	es F	Rea	d			Val V	lues Nrit	sto e	tus ected
эроМ	Status Vector	ACKRQ	ARBLOST	ACK	Current SMbus State	Typical Response Options	STA	STO	ACK	Next Sta Vector Exp
	1110	0	0	Х	A master START was gener- ated.	Load slave address + R/W into SMB0DAT.	0	0	Х	1100
		_		•	A master data or address byte	Set STA to restart transfer.	1	0	Х	1110
tter		0	0	0	was transmitted; NACK received.	Abort transfer.	0	1	Х	
nsmit						Load next data byte into SMB0DAT.	0	0	Х	1100
Tra	1100				End transfer with STOP.		0	1	Х	
Aaster	1100	0	0	1	A master data or address byte was transmitted; ACK	End transfer with STOP and start another transfer.	1	1 X —		_
2					received.	Send repeated START.	1	0	Х	1110
						Switch to Master Receiver Mode (clear SI without writing new data to SMB0DAT).	0	0	Х	1000
						Acknowledge received byte; Read SMB0DAT.	0	0	1	1000
						Send NACK to indicate last byte, and send STOP.	0	1	0	_
iver						Send NACK to indicate last byte, and send STOP followed by START.	1	1	0	1110
Rece	1000	1	0	х	A master data byte was received: ACK requested.	Send ACK followed by repeated START.	1	0	1	1110
<b>Aaster</b>					received, ACK requested.	Send NACK to indicate last byte, and send repeated START.		0	0	1110
Μ						Send ACK and switch to Master Transmitter Mode (write to SMB0DAT before clearing SI).	0	0	1	1100
						Send NACK and switch to Mas- ter Transmitter Mode (write to SMB0DAT before clearing SI).	0	0	0	1100



#### 22.1. Enhanced Baud Rate Generation

The UART0 baud rate is generated by Timer 1 in 8-bit auto-reload mode. The TX clock is generated by TL1; the RX clock is generated by a copy of TL1 (shown as RX Timer in Figure 22.2), which is not useraccessible. Both TX and RX Timer overflows are divided by two to generate the TX and RX baud rates. The RX Timer runs when Timer 1 is enabled, and uses the same reload value (TH1). However, an RX Timer reload is forced when a START condition is detected on the RX pin. This allows a receive to begin any time a START is detected, independent of the TX Timer state.



Figure 22.2. UART0 Baud Rate Logic

Timer 1 should be configured for Mode 2, 8-bit auto-reload (see Section "24.1.3. Mode 2: 8-bit Counter/Timer with Auto-Reload" on page 173). The Timer 1 reload value should be set so that overflows will occur at two times the desired UART baud rate frequency. Note that Timer 1 may be clocked by one of six sources: SYSCLK, SYSCLK/4, SYSCLK/12, SYSCLK/48, the external oscillator clock/8, or an external input T1. For any given Timer 1 clock source, the UART0 baud rate is determined by Equation 22.1-A and Equation 22.1-B.

A) UartBaudRate = 
$$\frac{1}{2} \times T1_Overflow_Rate$$
  
B) T1\_Overflow\_Rate =  $\frac{T1_{CLK}}{256 - TH1}$ 

#### Equation 22.1. UART0 Baud Rate

Where  $T1_{CLK}$  is the frequency of the clock supplied to Timer 1, and T1H is the high byte of Timer 1 (reload value). Timer 1 clock frequency is selected as described in Section "24. Timers" on page 169. A quick reference for typical baud rates and system clock frequencies is given in Table 22.1 through Table 22.2. The internal oscillator may still generate the system clock when the external oscillator is driving Timer 1.



## SFR Definition 22.1. SCON0: Serial Port 0 Control

Bit	7	6	5	4	3	2	1	0
Name	SOMODE		MCE0	REN0	TB80	RB80	TIO	RI0
Туре	R/W	R	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	1	0	0	0	0	0	0

#### SFR Address = 0x98; Bit-Addressable

Bit	Name	Function
7	SOMODE	Serial Port 0 Operation Mode. Selects the UART0 Operation Mode.
		0: 8-bit UART with Variable Baud Rate. 1: 9-bit UART with Variable Baud Rate.
6	Unused	Unused. Read = 1b, Write = Don't Care.
5	MCE0	Multiprocessor Communication Enable.
		The function of this bit is dependent on the Serial Port 0 Operation Mode: Mode 0: Checks for valid stop bit.
		0: Logic level of stop bit is ignored.
		1: RIO will only be activated if stop bit is logic level 1.
		Mode 1: Multiprocessor Communications Enable.
		1: RI0 is set and an interrupt is generated only when the ninth bit is logic 1.
4	REN0	Receive Enable.
		0: UART0 reception disabled.
		1: UART0 reception enabled.
3	TB80	Ninth Transmission Bit.
		The logic level of this bit will be sent as the ninth transmission bit in 9-bit UART Mode (Mode 1). Unused in 8-bit mode (Mode 0).
2	RB80	Ninth Receive Bit.
		RB80 is assigned the value of the STOP bit in Mode 0; it is assigned the value of the 9th data bit in Mode 1.
1	TI0	Transmit Interrupt Flag.
		Set by hardware when a byte of data has been transmitted by UART0 (after the 8th bit in 8-bit UART Mode, or at the beginning of the STOP bit in 9-bit UART Mode). When the UART0 interrupt is enabled, setting this bit causes the CPU to vector to the UART0 interrupt service routine. This bit must be cleared manually by software.
0	RI0	Receive Interrupt Flag.
		Set to 1 by hardware when a byte of data has been received by UART0 (set at the STOP bit sampling time). When the UART0 interrupt is enabled, setting this bit to 1 causes the CPU to vector to the UART0 interrupt service routine. This bit must be cleared manually by software.



#### 24.1. Timer 0 and Timer 1

Each timer is implemented as a 16-bit register accessed as two separate bytes: a low byte (TL0 or TL1) and a high byte (TH0 or TH1). The Counter/Timer Control register (TCON) is used to enable Timer 0 and Timer 1 as well as indicate status. Timer 0 interrupts can be enabled by setting the ET0 bit in the IE register (Section "15.2. Interrupt Register Descriptions" on page 82); Timer 1 interrupts can be enabled by setting the ET1 bit in the IE register (Section "15.2. Interrupt Register (Section "15.2. Interrupt Register (Section "15.2. Interrupt Register Descriptions" on page 82); Timer 1 interrupts can be enabled by setting the ET1 bit in the IE register (Section "15.2. Interrupt Register Descriptions" on page 82). Both counter/timers operate in one of four primary modes selected by setting the Mode Select bits T1M1–T0M0 in the Counter/Timer Mode register (TMOD). Each timer can be configured independently. Each operating mode is described below.

#### 24.1.1. Mode 0: 13-bit Counter/Timer

Timer 0 and Timer 1 operate as 13-bit counter/timers in Mode 0. The following describes the configuration and operation of Timer 0. However, both timers operate identically, and Timer 1 is configured in the same manner as described for Timer 0.

The TH0 register holds the eight MSBs of the 13-bit counter/timer. TL0 holds the five LSBs in bit positions TL0.4–TL0.0. The three upper bits of TL0 (TL0.7–TL0.5) are indeterminate and should be masked out or ignored when reading. As the 13-bit timer register increments and overflows from 0x1FFF (all ones) to 0x0000, the timer overflow flag TF0 in TCON is set and an interrupt will occur if Timer 0 interrupts are enabled.

The C/T0 bit in the TMOD register selects the counter/timer's clock source. When C/T0 is set to logic 1, high-to-low transitions at the selected Timer 0 input pin (T0) increment the timer register (Refer to Section "20.3. Priority Crossbar Decoder" on page 114 for information on selecting and configuring external I/O pins). Clearing C/T selects the clock defined by the T0M bit in register CKCON. When T0M is set, Timer 0 is clocked by the system clock. When T0M is cleared, Timer 0 is clocked by the source selected by the Clock Scale bits in CKCON (see SFR Definition 24.1).

Setting the TR0 bit (TCON.4) enables the timer when either GATE0 in the TMOD register is logic 0 or the input signal INT0 is active as defined by bit IN0PL in register IT01CF (see SFR Definition 15.5). Setting GATE0 to 1 allows the timer to be controlled by the external input signal INT0 (see Section "15.2. Interrupt Register Descriptions" on page 82), facilitating pulse width measurements

TR0	GATE0	INT0	Counter/Timer				
0	Х	Х	Disabled				
1	0	Х	Enabled				
1	1	0	Disabled				
1	1	1	Enabled				
Note: X = Don't Care							

Setting TR0 does not force the timer to reset. The timer registers should be loaded with the desired initial value before the timer is enabled.

TL1 and TH1 form the 13-bit register for Timer 1 in the same manner as described above for TL0 and TH0. Timer 1 is configured and controlled using the relevant TCON and TMOD bits just as with Timer 0. The input signal INT0 is used with Timer 1; the /INT1 polarity is defined by bit IN1PL in register IT01CF (see SFR Definition 15.5).



## SFR Definition 24.4. TL0: Timer 0 Low Byte

Bit	7	6	5	4	3	2	1	0
Nam	e			TL0	[7:0]			
Type R/W								
Rese	et O	0	0	0	0	0	0	0
SFR A	SFR Address = 0x8A							
Bit	Name	e Function						
7:0	TL0[7:0]	Timer 0 Low Byte.						
		The TL0 register is the low byte of the 16-bit Timer 0.						

#### SFR Definition 24.5. TL1: Timer 1 Low Byte

Bit	7	6	5	4	3	2	1	0
Nam	е	TL1[7:0]						
Туре	ype R/W							
Rese	set 0 0 0 0 0 0 0 0 0						0	
SFR Address = 0x8B								
Bit	Name	Function						
7:0	TL1[7:0]	Timer 1 Lo	w Byte.					

The TI 1	register is	the low byt	e of the	16-hit	Timer 1
THETLI	register is			10-01	IIIIIei I.



#### 24.2.2. 8-bit Timers with Auto-Reload

When T2SPLIT is set, Timer 2 operates as two 8-bit timers (TMR2H and TMR2L). Both 8-bit timers operate in auto-reload mode as shown in Figure 24.5. TMR2RLL holds the reload value for TMR2L; TMR2RLH holds the reload value for TMR2H. The TR2 bit in TMR2CN handles the run control for TMR2H. TMR2L is always running when configured for 8-bit Mode.

Each 8-bit timer may be configured to use SYSCLK, SYSCLK divided by 12, or the external oscillator clock source divided by 8. The Timer 2 Clock Select bits (T2MH and T2ML in CKCON) select either SYSCLK or the clock defined by the Timer 2 External Clock Select bit (T2XCLK in TMR2CN), as follows:

T2MH T2XCLK		TMR2H Clock Source
0	0	SYSCLK / 12
0	1	External Clock / 8
1	Х	SYSCLK

T2ML	T2XCLK	TMR2L Clock Source
0	0	SYSCLK / 12
0	1	External Clock / 8
1	Х	SYSCLK

The TF2H bit is set when TMR2H overflows from 0xFF to 0x00; the TF2L bit is set when TMR2L overflows from 0xFF to 0x00. When Timer 2 interrupts are enabled (IE.5), an interrupt is generated each time TMR2H overflows. If Timer 2 interrupts are enabled and TF2LEN (TMR2CN.5) is set, an interrupt is generated each time either TMR2L or TMR2H overflows. When TF2LEN is enabled, software must check the TF2H and TF2L flags to determine the source of the Timer 2 interrupt. The TF2H and TF2L interrupt flags are not cleared by hardware and must be manually cleared by software.



Figure 24.5. Timer 2 8-Bit Mode Block Diagram



#### 25.3.2. Software Timer (Compare) Mode

In Software Timer mode, the PCA counter/timer value is compared to the module's 16-bit capture/compare register (PCA0CPHn and PCA0CPLn). When a match occurs, the Capture/Compare Flag (CCFn) in PCA0CN is set to logic 1. An interrupt request is generated if the CCFn interrupt for that module is enabled. The CCFn bit is not automatically cleared by hardware when the CPU vectors to the interrupt service routine, and must be cleared by software. Setting the ECOMn and MATn bits in the PCA0CPMn register enables Software Timer mode.

**Important Note About Capture/Compare Registers**: When writing a 16-bit value to the PCA0 Capture/Compare registers, the low byte should always be written first. Writing to PCA0CPLn clears the ECOMn bit to 0; writing to PCA0CPHn sets ECOMn to 1.



Figure 25.5. PCA Software Timer Mode Diagram



# SFR Definition 25.4. PCA0CPMn: PCA Capture/Compare Mode

Bit	7	6	6 5 4 3 2 1 0						
Nam	e PWM16	in ECOMn	CAPPn	CAPNn	MATn	TOGn	PWMn	ECCFn	
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Rese	<b>et</b> 0 0 0 0 0					0	0	0	
SFR A	ddresses: I	PCA0CPM0 = 0xDA, PCA0CPM1 = 0xDB, PCA0CPM2 = 0xDC							
Bit	Name				Function				
7	PWM16n	16-bit Pulse \	Vidth Modu	lation Enab	le.				
		This bit enable	es 16-bit mo	de when Pul	se Width Mc	dulation mo	de is enable	d.	
		0:8 to 11-bit F	WM selecte	d.					
	FOOM								
6	ECOM	Comparator I	Function En	able.	( 504				
		I his bit enable	es the compa	arator function	on for PCA n	nodule n whe	en set to 1.		
5	CAPPn	Capture Posi	tive Functio	on Enable.					
		This bit enable	es the positiv	/e edge capt	ure for PCA	module n w	nen set to 1.		
4	CAPNn	Capture Nega	ative Functi	on Enable.					
		This bit enable	This bit enables the negative edge capture for PCA module n when set to 1.						
3	MATn	Match Functi	on Enable.						
		This bit enable	es the match	function for	PCA modul	e n when se	to 1. When	enabled,	
		bit in PCA0ME	PCA count D register to	er with a moo be set to log	ic 1.	e/compare r	egister caus	e the CCFh	
2	TOGn	Toggle Funct	ion Enable.						
		This bit enables the toggle function for PCA module n when set to 1. When enabled,							
		matches of the	e PCA count	er with a mo	dule's captu	re/compare	register caus	se the logic	
		ates in Freque	ency Output	Mode.			gic i, the m	odule oper-	
1	PWMn	Pulse Width I	Nodulation	Mode Enab	le.				
		This bit enables the PWM function for PCA module n when set to 1. When enabled, a						enabled, a	
		pulse width m	odulated sig	nal is output	on the CEX	n pin. 8 to 11	-bit PWM is	used if	
		PWM16n is cleared; 16-bit mode is used if PWM16n is set to logic 1. If the TOGn bit is also set, the module operates in Frequency Output Mode.							
0	ECCFn	Capture/Compare Flag Interrupt Enable							
		This bit sets the masking of the Capture/Compare Flag (CCFn) interrupt.							
		0: Disable CCFn interrupts.							
		1: Enable a Ca	apture/Comp	pare Flag inte	errupt reque	st when CCF	n is set.		
Note:	ote: When the WDTE bit is set to 1, the PCA0CPM2 register cannot be modified, and module 2 acts as the watchdog timer. To change the contents of the PCA0CPM2 register or the function of module 2, the Watchdog Timer must be disabled.					as the ne Watchdog			

