



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Last Time Buy
Core Processor	8051
Core Size	8-Bit
Speed	25MHz
Connectivity	SMBus (2-Wire/I ² C), SPI, UART/USART
Peripherals	POR, PWM, Temp Sensor, WDT
Number of I/O	17
Program Memory Size	4KB (4K x 8)
Program Memory Type	OTP
EEPROM Size	-
RAM Size	768 x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 16x10b; D/A 1x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	20-VFQFN Exposed Pad
Supplier Device Package	20-QFN (4x4)
Purchase URL	https://www.e-xfl.com/product-detail/silicon-labs/c8051t632-gm

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

List of Registers

	Definition 0.4		~7
SFR	Definition 6.1.	ADCOUF: ADCO Configuration	31
SFR	Definition 6.2.	ADCUH: ADCU Data Word MSB	30
SER	Definition 6.3. /	ADCUL: ADCU Dala WOID LSB	30
SFR	Definition 6.4. /	ADCOUNT ADCO Control	39
SFR	Definition 6.5. /	ADCOGTH: ADCO Greater Than Data High Byte	40
SFR	Definition 6.6.	ADCUGIL: ADCU Greater-Inan Data Low Byte	40
SFR	Definition 6.7.7	ADCULTH: ADCU Less-Than Data High Byte	41
SFR	Definition 6.8. /	ADCULTL: ADCU Less-Than Data Low Byte	41
SFR	Definition 6.9.	AMX0P: AMUX0 Positive Channel Select	44
SFR	Definition 7.1.	IOFFH: Temperature Offset Measurement High Byte	47
SFR	Definition 7.2.	IOFFL: Temperature Offset Measurement Low Byte	47
SFR	Definition 8.1.	DA0CN: IDA0 Control	50
SFR	Definition 8.2.	DA0H: IDA0 Data Word MSB	51
SFR	Definition 8.3. I	DA0L: IDA0 Data Word LSB	51
SFR	Definition 9.1. I	REF0CN: Reference Control	54
SFR	Definition 10.1.	REG0CN: Voltage Regulator Control	56
SFR	Definition 11.1.	CPT0CN: Comparator0 Control	59
SFR	Definition 11.2.	CPT0MD: Comparator0 Mode Selection	60
SFR	Definition 11.3.	CPT0MX: Comparator0 MUX Selection	62
SFR	Definition 12.1.	DPL: Data Pointer Low Byte	69
SFR	Definition 12.2.	DPH: Data Pointer High Byte	69
SFR	Definition 12.3.	SP: Stack Pointer	70
SFR	Definition 12.4.	ACC: Accumulator	70
SFR	Definition 12.5.	B: B Register	70
SFR	Definition 12.6.	PSW: Program Status Word	71
SFR	Definition 13.1.	EMIOCN: External Memory Interface Control	75
SFR	Definition 15.1.	IE: Interrupt Enable	83
SFR	Definition 15.2.	IP: Interrupt Priority	84
SFR	Definition 15.3.	EIE1: Extended Interrupt Enable 1	85
SFR	Definition 15.4.	EIP1: Extended Interrupt Priority 1	86
SFR	Definition 15.5.	IT01CF: INT0/INT1 Configuration	88
SFR	Definition 17.1.	PCON: Power Control	94
SFR	Definition 18.1.	VDM0CN: VDD Monitor Control	98
SFR	Definition 18.2.	RSTSRC: Reset Source 1	00
SFR	Definition 19.1.	CLKSEL: Clock Select 1	02
SFR	Definition 19.2.	OSCICL: Internal H-F Oscillator Calibration 1	03
SFR	Definition 19.3.	OSCICN: Internal H-F Oscillator Control 1	04
SFR	Definition 19.4.	OSCLCN: Internal L-F Oscillator Control 1	05
SFR	Definition 19.5.	OSCXCN: External Oscillator Control 1	07
SFR	Definition 20.1.	XBR0: Port I/O Crossbar Register 0 1	17
SFR	Definition 20.2.	XBR1: Port I/O Crossbar Register 1 1	18
SFR	Definition 20.3	P0MASK: Port 0 Mask Register 1	19
SFR	Definition 20.4	POMAT: Port 0 Match Register 1	19
			-



SFR	Definition	20.5. P1MASK: Port 1 Mask Register	120
SFR	Definition	20.6. P1MAT: Port 1 Match Register	120
SFR	Definition	20.7. P0: Port 0	121
SFR	Definition	20.8. P0MDIN: Port 0 Input Mode	122
SFR	Definition	20.9. P0MDOUT: Port 0 Output Mode	122
SFR	Definition	20.10. POSKIP: Port 0 Skip	123
SFR	Definition	20.11. P1: Port 1	123
SFR	Definition	20.12. P1MDIN: Port 1 Input Mode	124
SFR	Definition	20.13. P1MDOUT: Port 1 Output Mode	124
SFR	Definition	20.14. P1SKIP: Port 1 Skip	125
SFR	Definition	20.15. P2: Port 2	125
SFR	Definition	20.16. P2MDOUT: Port 2 Output Mode	126
SFR	Definition	21.1. SMB0CF: SMBus Clock/Configuration	133
SFR	Definition	21.2. SMB0CN: SMBus Control	135
SFR	Definition	21.3. SMB0ADR: SMBus Slave Address	137
SFR	Definition	21.4. SMB0ADM: SMBus Slave Address Mask	138
SFR	Definition	21.5. SMB0DAT: SMBus Data	139
SFR	Definition	22.1. SCON0: Serial Port 0 Control	153
SFR	Definition	22.2. SBUF0: Serial (UART0) Port Data Buffer	154
SFR	Definition	23.1. SPI0CFG: SPI0 Configuration	163
SFR	Definition	23.2. SPI0CN: SPI0 Control	164
SFR	Definition	23.3. SPI0CKR: SPI0 Clock Rate	165
SFR	Definition	23.4. SPI0DAT: SPI0 Data	165
SFR	Definition	24.1. CKCON: Clock Control	170
SFR	Definition	24.2. TCON: Timer Control	175
SFR	Definition	24.3. TMOD: Timer Mode	176
SFR	Definition	24.4. TL0: Timer 0 Low Byte	177
SFR	Definition	24.5. TL1: Timer 1 Low Byte	177
SFR	Definition	24.6. TH0: Timer 0 High Byte	178
SFR	Definition	24.7. TH1: Timer 1 High Byte	178
SFR	Definition	24.8. TMR2CN: Timer 2 Control	182
SFR	Definition	24.9. TMR2RLL: Timer 2 Reload Register Low Byte	183
SFR	Definition	24.10. TMR2RLH: Timer 2 Reload Register High Byte	183
SFR	Definition	24.11. TMR2L: Timer 2 Low Byte	183
SFR	Definition	24.12. TMR2H Timer 2 High Byte	184
SFR	Definition	24.13. TMR3CN: Timer 3 Control	188
SFR	Definition	24.14. TMR3RLL: Timer 3 Reload Register Low Byte	189
SFR	Definition	24.15. TMR3RLH: Timer 3 Reload Register High Byte	189
SFR	Definition	24.16. TMR3L: Timer 3 Low Byte	189
SFR	Definition	24.17. TMR3H Timer 3 High Byte	190
SFR	Definition	25.1. PCA0CN: PCA Control	204
SFR	Definition	25.2. PCA0MD: PCA Mode	205
SFR	Definition	25.3. PCA0PWM: PCA PWM Configuration	206
SFR	Definition	25.4. PCA0CPMn: PCA Capture/Compare Mode	207
SFR	Definition	25.5. PCA0L: PCA Counter/Timer Low Byte	208



C8051T630/1/2/3/4/5



Figure 1.1. C8051T630/1/2/3/4/5 Block Diagram



Name	Pin	Туре	Description
P0.7	14	D I/O or A In	Port 0.7.
P1.0	13	D I/O or A In	Port 1.0.
P1.1	12	D I/O or A In	Port 1.1.
P1.2	11	D I/O or A In	Port 1.2.
P1.3	10	D I/O or A In	Port 1.3.
P1.4	9	D I/O or A In	Port 1.4.
P1.5	8	D I/O or A In	Port 1.5.
P1.6	7	D I/O or A In	Port 1.6.
P1.7	6	D I/O or A In	Port 1.7.

Table 3.1. Pin Definitions for the C8051T630/1/2/3/4/5 (Continued)



6.1. Output Code Formatting

The ADC measures the input voltage with reference to GND. The registers ADC0H and ADC0L contain the high and low bytes of the output conversion code from the ADC at the completion of each conversion. Data can be right-justified or left-justified, depending on the setting of the AD0LJST bit. Conversion codes are represented as 10-bit unsigned integers. Inputs are measured from 0 to VREF x 1023/1024. Example codes are shown below for both right-justified and left-justified data. Unused bits in the ADC0H and ADC0L registers are set to 0.

Input Voltage	Right-Justified ADC0H:ADC0L (AD0LJST = 0)	Left-Justified ADC0H:ADC0L (AD0LJST = 1)
VREF x 1023/1024	0x03FF	0xFFC0
VREF x 512/1024	0x0200	0x8000
VREF x 256/1024	0x0100	0x4000
0	0x0000	0x0000

6.2. 8-Bit Mode

Setting the ADC08BE bit in register ADC0CF to 1 will put the ADC in 8-bit mode. In 8-bit mode, only the 8 MSBs of data are converted, and the ADC0H register holds the results. The AD0LJST bit is ignored for 8-bit mode. 8-bit conversions take two fewer SAR clock cycles than 10-bit conversions, so the conversion is completed faster, and a 500 ksps sampling rate can be achieved with a slower SAR clock.

6.3. Modes of Operation

ADC0 has a maximum conversion speed of 500 ksps. The ADC0 conversion clock is a divided version of the system clock, determined by the AD0SC bits in the ADC0CF register.

6.3.1. Starting a Conversion

A conversion can be initiated in one of six ways, depending on the programmed states of the ADC0 Start of Conversion Mode bits (AD0CM2–0) in register ADC0CN. Conversions may be initiated by one of the following:

- 1. Writing a 1 to the AD0BUSY bit of register ADC0CN
- 2. A Timer 0 overflow (i.e., timed continuous conversions)
- 3. A Timer 2 overflow
- 4. A Timer 1 overflow
- 5. A rising edge on the CNVSTR input signal
- 6. A Timer 3 overflow

Writing a 1 to AD0BUSY provides software control of ADC0 whereby conversions are performed "ondemand". During conversion, the AD0BUSY bit is set to logic 1 and reset to logic 0 when the conversion is complete. The falling edge of AD0BUSY triggers an interrupt (when enabled) and sets the ADC0 interrupt flag (AD0INT). Note: When polling for ADC conversion completions, the ADC0 interrupt flag (AD0INT) should be used. Converted data is available in the ADC0 data registers, ADC0H:ADC0L, when bit AD0INT is logic 1. Note that when Timer 2 or Timer 3 overflows are used as the conversion source, Low Byte overflows are used if Timer 2/3 is in 8-bit mode; High byte overflows are used if Timer 2/3 is in 16-bit mode. See Section "24. Timers" on page 169 for timer configuration.

Important Note About Using CNVSTR: The CNVSTR input pin also functions as a Port I/O pin. When the CNVSTR input is used as the ADC0 conversion source, the associated pin should be skipped by the Digital Crossbar. See Section "20. Port Input/Output" on page 109 for details on Port I/O configuration.



6.5. ADC0 Analog Multiplexer (C8051T630/2/4 only)

ADC0 on the C8051T630/2/4 uses an analog input multiplexer to select the positive input to the ADC. Any of the following may be selected as the positive input: Port 0 and 1 I/O pins, the on-chip temperature sensor, or the positive power supply (V_{DD}). The ADC0 input channel is selected in the AMX0P register described in SFR Definition 6.9.



Figure 6.6. ADC0 Multiplexer Block Diagram

Important Note About ADC0 Input Configuration: Port pins selected as ADC0 inputs should be configured as analog inputs, and should be skipped by the Digital Crossbar. To configure a Port pin for analog input, set to 0 the corresponding bit in register PnMDIN. To force the Crossbar to skip a Port pin, set to 1 the corresponding bit in register PnSKIP. See Section "20. Port Input/Output" on page 109 for more Port I/O configuration details.



10. Voltage Regulator (REG0)

C8051T630/1/2/3/4/5 devices include an internal voltage regulator (REG0) to regulate the internal core supply to 1.8 V from a V_{DD} supply of 1.8 to 3.6 V. Two power-saving modes are built into the regulator to help reduce current consumption in low-power applications. These modes are accessed through the REG0CN register (SFR Definition 10.1). Electrical characteristics for the on-chip regulator are specified in Table 5.5 on page 26

If an external regulator is used to power the device, the internal regulator may be put into bypass mode using the BYPASS bit. The internal regulator should never be placed in bypass mode unless an external 1.8 V regulator is used to supply V_{DD} . Doing so could cause permanent damage to the device.

Under default conditions, when the device enters STOP mode the internal regulator will remain on. This allows any enabled reset source to generate a reset for the device and bring the device out of STOP mode. For additional power savings, the STOPCF bit can be used to shut down the regulator and the internal power network of the device when the part enters STOP mode. When STOPCF is set to 1, the RST pin or a full power cycle of the device are the only methods of generating a reset.



SFR Definition 10.1. REG0CN: Voltage Regulator Control

Bit	7	6	5	4	3	2	1	0
Nam	e STOPC	F BYPASS						MPCE
Туре	R/W R/W R/W R/W R/W 0 0 0 0 0 0 0					R/W	R/W	
Rese	t 0	0	0	0	0	0	0	0
SFR A	ddress = 0	kC7						
Bit	Name				Function			
7	STOPCF	 Stop Mode Configuration. This bit configures the regulator's behavior when the device enters STOP mode. 0: Regulator is still active in STOP mode. Any enabled reset source will reset the device. 1: Regulator is shut down in STOP mode. Only the RST pin or power cycle can reset the device. 						
6	BYPASS	 Bypass Internal Regulator. This bit places the regulator in bypass mode, turning off the regulator, and allowing the core to run directly from the V_{DD} supply pin. 0: Normal Mode—Regulator is on. 1: Bypass Mode—Regulator is off, and the microcontroller core operates directly from the V_{DD} supply voltage. IMPORTANT: Bypass mode is for use with an external regulator as the supply voltage only. Never place the regulator in bypass mode when the V_{DD} supply voltage is greater than the specifications given in Table 5.1 on page 23. Doing so may cause permanent damage to the device. 					Illowing the rectly from supply supply . Doing so	
5:1	Reserved	Reserved. Mu	st Write 000	00b				
0	MPCE	 Memory Power Controller Enable. This bit can help the system save power at slower system clock frequencies (about 2.0 MHz or less) by automatically shutting down the EPROM memory between clock when information is not being fetched from the EPROM memory. 0: Normal Mode—Memory power controller disabled (EPROM memory is always on) 1: Low Power Mode—Memory power controller enabled (EPROM memory turns on/c as needed). Note: If an external clock source is used with the Memory Power Controller enabled, and the clock frequency changes from slow (<2.0 MHz) to fast (> 2.0 MHz), the EPROM power will turn on, and up to 20 clocks may be "skipped" to ensure that the EPROM power is stable before reading memory. 				s (about een clocks lways on). turns on/off d, and the OM power 1 power is		



SFR Definition 11.2. CPT0MD: Comparator0 Mode Selection

Bit	7	6	5	4	3	2	1	0
Name			CP0RIE	CP0FIE			CP0M	D[1:0]
Туре	R	R	R/W	R/W	R	R	R/	W
Reset	0	0	0	0	0	0	1	0

SFR Address = 0x9D

Bit	Name	Function
7:6	Unused	Unused. Read = 00b, Write = Don't Care.
5	CP0RIE	Comparator0 Rising-Edge Interrupt Enable. 0: Comparator0 Rising-edge interrupt disabled. 1: Comparator0 Rising-edge interrupt enabled.
4	CP0FIE	Comparator0 Falling-Edge Interrupt Enable. 0: Comparator0 Falling-edge interrupt disabled. 1: Comparator0 Falling-edge interrupt enabled.
3:2	Unused	Unused. Read = 00b, Write = don't care.
1:0	CP0MD[1:0]	Comparator0 Mode Select. These bits affect the response time and power consumption for Comparator0. 00: Mode 0 (Fastest Response Time, Highest Power Consumption) 01: Mode 1 10: Mode 2 11: Mode 3 (Slowest Response Time, Lowest Power Consumption)



SFR Definition 15.1. IE: Interrupt Enable

Bit	7	6	5	4	3	2	1	0
Name	EA	ESPI0	ET2	ES0	ET1	EX1	ET0	EX0
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

SFR Address = 0xA8; Bit-Addressable

Bit	Name	Function
7	EA	 Enable All Interrupts. Globally enables/disables all interrupts. It overrides individual interrupt mask settings. 0: Disable all interrupt sources. 1: Enable each interrupt according to its individual mask setting.
6	ESPI0	 Enable Serial Peripheral Interface (SPI0) Interrupt. This bit sets the masking of the SPI0 interrupts. 0: Disable all SPI0 interrupts. 1: Enable interrupt requests generated by SPI0.
5	ET2	 Enable Timer 2 Interrupt. This bit sets the masking of the Timer 2 interrupt. 0: Disable Timer 2 interrupt. 1: Enable interrupt requests generated by the TF2L or TF2H flags.
4	ES0	Enable UART0 Interrupt. This bit sets the masking of the UART0 interrupt. 0: Disable UART0 interrupt. 1: Enable UART0 interrupt.
3	ET1	 Enable Timer 1 Interrupt. This bit sets the masking of the Timer 1 interrupt. 0: Disable all Timer 1 interrupt. 1: Enable interrupt requests generated by the TF1 flag.
2	EX1	Enable External Interrupt 1. This bit sets the masking of External Interrupt 1. 0: Disable external interrupt 1. 1: Enable interrupt requests generated by the /INT1 input.
1	ETO	 Enable Timer 0 Interrupt. This bit sets the masking of the Timer 0 interrupt. 0: Disable all Timer 0 interrupt. 1: Enable interrupt requests generated by the TF0 flag.
0	EX0	 Enable External Interrupt 0. This bit sets the masking of External Interrupt 0. 0: Disable external interrupt 0. 1: Enable interrupt requests generated by the INTO input.



18.5. Comparator0 Reset

Comparator0 can be configured as a reset source by writing a 1 to the CORSEF flag (RSTSRC.5). Comparator0 should be enabled and allowed to settle prior to writing to CORSEF to prevent any turn-on chatter on the output from generating an unwanted reset. The Comparator0 reset is active-low: if the non-inverting input voltage (on CP0+) is less than the inverting input voltage (on CP0-), the device is put into the reset state. After a Comparator0 reset, the CORSEF flag (RSTSRC.5) will read 1 signifying Comparator0 as the reset source; otherwise, this bit reads 0. The state of the RST pin is unaffected by this reset.

18.6. PCA Watchdog Timer Reset

The programmable watchdog timer (WDT) function of the programmable counter array (PCA) can be used to prevent software from running out of control during a system malfunction. The PCA WDT function can be enabled or disabled by software as described in Section "25.4. Watchdog Timer Mode" on page 202; the WDT is enabled and clocked by SYSCLK/12 following any reset. If a system malfunction prevents user software from updating the WDT, a reset is generated and the WDTRSF bit (RSTSRC.5) is set to 1. The state of the RST pin is unaffected by this reset.

18.7. EPROM Error Reset

If an EPROM read or write targets an illegal address, a system reset is generated. This may occur due to any of the following:

- Programming hardware attempts to write or read an EPROM location which is above the user code space address limit.
- An EPROM read from firmware is attempted above user code space. This occurs when a MOVC operation is attempted above the user code space address limit.
- A Program read is attempted above user code space. This occurs when user code attempts to branch to an address above the user code space address limit.

The MEMERR bit (RSTSRC.6) is set following an EPROM error reset. The state of the \overline{RST} pin is unaffected by this reset.

18.8. Software Reset

Software may force a reset by writing a 1 to the SWRSF bit (RSTSRC.4). The SWRSF bit will read 1 following a software forced reset. The state of the RST pin is unaffected by this reset.



19.2. Programmable Internal High-Frequency (H-F) Oscillator

All C8051T630/1/2/3/4/5 devices include a programmable internal high-frequency oscillator that defaults as the system clock after a system reset. The internal oscillator period caPara1n be adjusted via the OSCICL register as defined by SFR Definition 19.2.

On C8051T630/1/2/3/4/5 devices, OSCICL is factory calibrated to obtain a 24.5 MHz base frequency.

The system clock may be derived from the programmed internal oscillator divided by 1, 2, 4, or 8, as defined by the IFCN bits in register OSCICN. The divide value defaults to 8 following a reset.

19.2.1. Internal Oscillator Suspend Mode

When software writes a logic 1 to SUSPEND (OSCICN.5), the internal oscillator is suspended. If the system clock is derived from the internal oscillator, the input clock to the peripheral or CIP-51 will be stopped until one of the following events occur:

- Port 0 Match Event.
- Port 1 Match Event.
- Comparator 0 enabled and output is logic 0.
- Timer3 Overflow Event.

When one of the oscillator awakening events occur, the internal oscillator, CIP-51, and affected peripherals resume normal operation, regardless of whether the event also causes an interrupt. The CPU resumes execution at the instruction following the write to SUSPEND.

SFR Definition 19.2. OSCICL: Internal H-F Oscillator Calibration

Bit	7	6	5	4	3	2	1	0
Name			OSCICL[6:0]					
Туре	R		R/W					
Reset	0	Varies	Varies	Varies	Varies	Varies	Varies	Varies

SFR Address = 0xB3

Bit	Name	Function
7	Unused	Unused. Read = 0; Write = Don't Care
6:0	OSCICL[6:0]	Internal Oscillator Calibration Bits.
		These bits determine the internal oscillator period. When set to 0000000b, the H-F oscillator operates at its fastest setting. When set to 1111111b, the H-F oscillator operates at its slowest setting. The reset value is factory calibrated to generate an internal oscillator frequency of 24.5 MHz.



20. Port Input/Output

Digital and analog resources are available through 17 I/O pins. Port pins P0.0-P1.7 can be defined as general-purpose I/O (GPIO), assigned to one of the internal digital resources,Para1 or assigned to an analog function as shown in Figure 20.3. Port pin P2.0 on can be used as GPIO and is shared with the C2 Interface Data signal (C2D). The designer has complete control over which functions are assigned, limited only by the number of physical I/O pins. This resource assignment flexibility is achieved through the use of a Priority Crossbar Decoder. Note that the state of a Port I/O pin can always be read in the corresponding Port latch, regardless of the Crossbar settings.

The Crossbar assigns the selected internal digital resources to the I/O pins based on the Priority Decoder (Figure 20.3 and Figure 20.4). The registers XBR0 and XBR1, defined in SFR Definition 20.1 and SFR Definition 20.2, are used to select internal digital functions.

All Port I/Os are 5 V tolerant (refer to Figure 20.2 for the Port cell circuit). The Port I/O cells are configured as either push-pull or open-drain in the Port Output Mode registers (PnMDOUT, where n = 0,1). Complete Electrical Specifications for Port I/O are given in Table 5.3 on page 25.





21.4.2. SMB0CN Control Register

SMB0CN is used to control the interface and to provide status information (see SFR Definition 21.2). The higher four bits of SMB0CN (MASTER, TXMODE, STA, and STO) form a status vector that can be used to jump to service routines. MASTER indicates whether a device is the master or slave during the current transfer. TXMODE indicates whether the device is transmitting or receiving data for the current byte.

STA and STO indicate that a START and/or STOP has been detected or generated since the last SMBus interrupt. STA and STO are also used to generate START and STOP conditions when operating as a master. Writing a 1 to STA will cause the SMBus interface to enter Master Mode and generate a START when the bus becomes free (STA is not cleared by hardware after the START is generated). Writing a 1 to STO while in Master Mode will cause the interface to generate a STOP and end the current transfer after the next ACK cycle. If STO and STA are both set (while in Master Mode), a STOP followed by a START will be generated.

The ARBLOST bit indicates that the interface has lost an arbitration. This may occur anytime the interface is transmitting (master or slave). A lost arbitration while operating as a slave indicates a bus error condition. ARBLOST is cleared by hardware each time SI is cleared.

The SI bit (SMBus Interrupt Flag) is set at the beginning and end of each transfer, after each byte frame, or when an arbitration is lost; see Table 21.3 for more details.

Important Note About the SI Bit: The SMBus interface is stalled while SI is set; thus SCL is held low, and the bus is stalled until software clears SI.

21.4.2.1. Software ACK Generation

When the EHACK bit in register SMB0ADM is cleared to 0, the firmware on the device must detect incoming slave addresses and ACK or NACK the slave address and incoming data bytes. As a receiver, writing the ACK bit defines the outgoing ACK value; as a transmitter, reading the ACK bit indicates the value received during the last ACK cycle. ACKRQ is set each time a byte is received, indicating that an outgoing ACK value is needed. When ACKRQ is set, software should write the desired outgoing value to the ACK bit before clearing SI. A NACK will be generated if software does not write the ACK bit before clearing SI. SDA will reflect the defined ACK value immediately following a write to the ACK bit; however SCL will remain low until SI is cleared. If a received slave address is not acknowledged, further slave events will be ignored until the next START is detected.

21.4.2.2. Hardware ACK Generation

When the EHACK bit in register SMB0ADM is set to 1, automatic slave address recognition and ACK generation is enabled. More detail about automatic slave address recognition can be found in Section 21.4.3. As a receiver, the value currently specified by the ACK bit will be automatically sent on the bus during the ACK cycle of an incoming data byte. As a transmitter, reading the ACK bit indicates the value received on the last ACK cycle. The ACKRQ bit is not used when hardware ACK generation is enabled. If a received slave address is NACKed by hardware, further slave events will be ignored until the next START is detected, and no interrupt will be generated.

Table 21.3 lists all sources for hardware changes to the SMB0CN bits. Refer to Table 21.5 for SMBus status decoding using the SMB0CN register.



C8051T630/1/2/3/4/5

SFR Definition 21.4. SMB0ADM: SMBus Slave Address Mask

Bit	7	6	5	4	3	2	1	0
Name	SLVM[6:0]							EHACK
Туре	R/W							R/W
Reset	1	1	1	1	1	1	1	0

SFR Address = 0xE7

Bit	Name	Function
7:1	SLVM[6:0]	SMBus Slave Address Mask.
		Defines which bits of register SMB0ADR are compared with an incoming address byte, and which bits are ignored. Any bit set to 1 in SLVM[6:0] enables comparisons with the corresponding bit in SLV[6:0]. Bits set to 0 are ignored (can be either 0 or 1 in the incoming address).
0	EHACK	Hardware Acknowledge Enable.
		Enables hardware acknowledgement of slave address and received data bytes.0: Firmware must manually acknowledge all incoming address and data bytes.1: Automatic Slave Address Recognition and Hardware Acknowledge is Enabled.



22. UART0

UART0 is an asynchronous, full duplex serial port offering modes 1 and 3 of the standard 8051 UART. Enhanced baud rate support allows a wide range of clock sources to generate standard baud rates (details in Section "22.1. Enhanced Baud Rate Generation" on page 149). Received data buffering allows UART0 to start reception of a second incoming data byte before software has finished reading the previous data byte.

UART0 has two associated SFRs: Serial Control Register 0 (SCON0) and Serial Data Buffer 0 (SBUF0). The single SBUF0 location provides access to both transmit and receive registers. Writes to SBUF0 always access the Transmit register. Reads of SBUF0 always access the buffered Receive register; it is not possible to read data from the Transmit register.

With UART0 interrupts enabled, an interrupt is generated each time a transmit is completed (TI0 is set in SCON0), or a data byte has been received (RI0 is set in SCON0). The UART0 interrupt flags are not cleared by hardware when the CPU vectors to the interrupt service routine. They must be cleared manually by software, allowing software to determine the cause of the UART0 interrupt (transmit complete or receive complete).







23. Enhanced Serial Peripheral Interface (SPI0)

The Enhanced Serial Peripheral Interface (SPI0) provides access to a flexible, full-duplex synchronous serial bus. SPI0 can operate as a master or slave device in both 3-wire or 4-wire modes, and supports multiple masters and slaves on a single SPI bus. The slave-select (NSS) signal can be configured as an input to select SPI0 in slave mode, or to disable Master Mode operation in a multi-master environment, avoiding contention on the SPI bus when more than one master attempts simultaneous data transfers. NSS can also be configured as a chip-select output in master mode, or disabled for 3-wire operation. Additional general purpose port I/O pins can be used to select multiple slave devices in master mode.







SFR Definition 23.1. SPI0CFG: SPI0 Configuration

Bit	7	6	5	4	3	2	1	0
Name	SPIBSY	MSTEN	СКРНА	CKPOL	SLVSEL	NSSIN	SRMT	RXBMT
Туре	R	R/W	R/W	R/W	R	R	R	R
Reset	0	0	0	0	0	1	1	1

SFR Address = 0xA1

Bit	Name	Function				
7	SPIBSY	SPI Busy.				
		This bit is set to logic 1 when a SPI transfer is in progress (master or slave mode).				
6	MSTEN	Master Mode Enable.				
		0: Disable master mode. Operate in slave mode.				
		1: Enable master mode. Operate as a master.				
5	СКРНА	SPI0 Clock Phase.				
		0: Data centered on first edge of SCK period.				
		1: Data centered on second edge of SCK period.				
4	CKPOL	SPI0 Clock Polarity.				
		0: SCK line low in idle state.				
2						
3	SLVSEL	Slave Selected Flag.				
		I his bit is set to logic 1 whenever the NSS pin is low indicating SPIU is the selected slave. It is cleared to logic 0 when NSS is high (slave not selected). This bit does				
		not indicate the instantaneous value at the NSS pin, but rather a de-glitched ver-				
		sion of the pin input.				
2	NSSIN	NSS Instantaneous Pin Input.				
		This bit mimics the instantaneous value that is present on the NSS port pin at the				
	00147	time that the register is read. This input is not de-glitched.				
1	SRMI	Shift Register Empty (valid in slave mode only).				
		This bit will be set to logic 1 when all data has been transferred in/out of the shift				
		or write to the receive buffer. It returns to logic 0 when a data byte is transferred to				
		the shift register from the transmit buffer or by a transition on SCK. SRMT = 1 when				
		in Master Mode.				
0	RXBMT	Receive Buffer Empty (valid in slave mode only).				
		This bit will be set to logic 1 when the receive buffer has been read and contains no				
		new information. If there is new information available in the receive buffer that has not been read, this bit will return to logic 0. RXBMT = 1 when in Master Mode				
Notor	In slave mode	data on MOSL is sampled in the center of each data bit. In master mode, data on MISO is				
Note.	sampled one SYSCLK before the end of each data bit, to provide maximum settling time for the slave device.					
	See Table 23.1 for timing parameters.					



SFR Definition 25.4. PCA0CPMn: PCA Capture/Compare Mode

Bit	7	6	5	4	3	2	1	0		
Nam	e PWM16	in ECOMn	CAPPn	CAPNn	MATn	TOGn	PWMn	ECCFn		
Туре	R/W	R/W R/W R/W R/W R/W R/W					R/W	R/W		
Rese	t 0	0	0	0	0	0	0	0		
SFR A	ddresses: I	PCA0CPM0 = 0xDA, PCA0CPM1 = 0xDB, PCA0CPM2 = 0xDC								
Bit	Name		Function							
7	PWM16n	16-bit Pulse Width Modulation Enable.								
		This bit enables 16-bit mode when Pulse Width Modulation mode is enabled.								
		0:8 to 11-bit F	0: 8 to 11-bit PWM selected.							
0	FOOM									
ю	ECOM	Comparator I	Comparator Function Enable.							
		This bit enable	This bit enables the comparator function for PCA module n when set to 1.							
5	CAPPn	Capture Positive Function Enable.								
		This bit enables the positive edge capture for PCA module n when set to 1.								
4	CAPNn	Capture Negative Function Enable.								
		This bit enables the negative edge capture for PCA module n when set to 1.								
3	MATn	Match Function Enable.								
		This bit enables the match function for PCA module n when set to 1. When enabled,								
		matches of the PCA counter with a module's capture/compare register cause the CCFn bit in PCA0MD register to be set to logic 1.								
2	TOGn	Toggle Function Enable.								
		This bit enables the toggle function for PCA module n when set to 1. When enabled,								
		matches of the PCA counter with a module's capture/compare register cause the logic								
		level on the CEXn pin to toggle. If the PWMn bit is also set to logic 1, the module oper- lates in Frequency Output Mode.								
1	PWMn	Pulse Width Modulation Mode Enable								
		This bit enables the PWM function for PCA module n when set to 1. When enabled a								
		pulse width modulated signal is output on the CEXn pin. 8 to 11-bit PWM is used if								
		PWM16n is cleared; 16-bit mode is used if PWM16n is set to logic 1. If the TOGn bit is								
0	E00E	also set, the module operates in Frequency Output Mode.								
0	ECCEN	Capture/Compare Flag Interrupt Enable.								
		I his bit sets the masking of the Capture/Compare Flag (CCFn) interrupt.								
		1: Enable a Capture/Compare Flag interrupt request when CCFn is set.								
Note:	When the V	VDTE bit is set to	1. the PCA0	CPM2 register	r cannot be m	odified, and m	odule 2 acts	as the		
	watchdog ti Timer must	mer. To change the be disabled.	ne contents of	the PCA0CP	M2 register or	the function of	of module 2, th	ie Watchdog		





Disclaimer

Silicon Laboratories intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers using or intending to use the Silicon Laboratories products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific device, and "Typical" parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Laboratories reserves the right to make changes without further notice and limitation to product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included information. Silicon Laboratories shall have no liability for the consequences of use of the information supplied herein. This document does not imply or express copyright licenses granted hereunder to design or fabricate any integrated circuits. The products are not designed or authorized to be used within any Life Support System without the specific written consent of Silicon Laboratories and "Life Support System" is any product or system intended to support or sustain life and/or health, which, if it fails, can be reasonably expected to result in significant weapons of mass destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such weapons.

Trademark Information

Silicon Laboratories Inc.®, Silicon Laboratories®, Silicon Labs®, SiLabs® and the Silicon Labs logo®, Bluegiga®, Bluegiga®, Bluegiga Logo®, Clockbuilder®, CMEMS®, DSPLL®, EFM®, EFM32®, EFR, Ember®, Energy Micro, Energy Micro logo and combinations thereof, "the world's most energy friendly microcontrollers", Ember®, EZLink®, EZRadio®, EZRadioPRO®, Gecko®, ISOmodem®, Precision32®, ProSLIC®, Simplicity Studio®, SiPHY®, Telegesis, the Telegesis Logo®, USBXpress® and others are trademarks or registered trademarks of Silicon Laboratories Inc. ARM, CORTEX, Cortex-M3 and THUMB are trademarks or registered trademarks of ARM Holdings. Keil is a registered trademark of ARM Limited. All other products or brand names mentioned herein are trademarks of their respective holders.



Silicon Laboratories Inc. 400 West Cesar Chavez Austin, TX 78701 USA

http://www.silabs.com