



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Last Time Buy
Core Processor	8051
Core Size	8-Bit
Speed	25MHz
Connectivity	SMBus (2-Wire/I <sup>2</sup> C), SPI, UART/USART
Peripherals	POR, PWM, Temp Sensor, WDT
Number of I/O	17
Program Memory Size	2KB (2K x 8)
Program Memory Type	OTP
EEPROM Size	-
RAM Size	768 x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 16x10b; D/A 1x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	20-VFQFN Exposed Pad
Supplier Device Package	20-QFN (4x4)
Purchase URL	https://www.e-xfl.com/product-detail/silicon-labs/c8051t634-gmr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



# C8051T630/1/2/3/4/5

24.1.1. Mode 0: 13-bit Counter/Timer	171
24.1.2. Mode 1: 16-bit Counter/Timer	172
24.1.3. Mode 2: 8-bit Counter/Timer with Auto-Reload	173
24.1.4. Mode 3: Two 8-bit Counter/Timers (Timer 0 Only)	174
24.2. Timer 2	179
24.2.1. 16-bit Timer with Auto-Reload	179
24.2.2. 8-bit Timers with Auto-Reload	180
24.2.3. Low-Frequency Oscillator (LFO) Capture Mode	181
24.3. Timer 3	185
24.3.1. 16-bit Timer with Auto-Reload	185
24.3.2. 8-bit Timers with Auto-Reload	186
24.3.3. Low-Frequency Oscillator (LFO) Capture Mode	187
25. Programmable Counter Array	191
25.1. PCA Counter/Timer	192
25.2. PCA0 Interrupt Sources	193
25.3. Capture/Compare Modules	194
25.3.1. Edge-triggered Capture Mode	195
25.3.2. Software Timer (Compare) Mode	196
25.3.3. High-Speed Output Mode	197
25.3.4. Frequency Output Mode	198
25.3.5. 8-bit, 9-bit, 10-bit and 11-bit Pulse Width Modulator Modes	198
25.3.5.1. 8-bit Pulse Width Modulator Mode	199
25.3.5.2. 9/10/11-bit Pulse Width Modulator Mode	200
25.3.6. 16-Bit Pulse Width Modulator Mode	201
25.4. Watchdog Timer Mode	202
25.4.1. Watchdog Timer Operation	202
25.4.2. Watchdog Timer Usage	203
25.5. Register Descriptions for PCA0	204
26. C2 Interface	210
26.1. C2 Interface Registers	210
26.2. C2 Pin Sharing	217
Document Change List	218
Contact Information	220





Figure 3.1. QFN-20 Pinout Diagram (Top View)



## 5. Electrical Characteristics

## 5.1. Absolute Maximum Specifications

## Table 5.1. Absolute Maximum Ratings

Parameter	Conditions	Min	Тур	Max	Units			
Ambient temperature under bias		-55	_	125	°C			
Storage Temperature		-65	_	150	°C			
Voltage on $\overline{\text{RST}}$ or any Port I/O Pin (except V <sub>PP</sub> during programming) with respect to GND	V <sub>DD</sub> ≥ 2.2 V V <sub>DD</sub> < 2.2 V	-0.3 -0.3		5.8 V <sub>DD</sub> + 3.6	V V			
Voltage on V <sub>PP</sub> with respect to GND during a programming operation	VDD > 2.4 V	-0.3	_	7.0	V			
Duration of High-voltage on V <sub>PP</sub> pin (cumulative)	V <sub>PP</sub> > (V <sub>DD</sub> + 3.6 V)	—	_	10	S			
Voltage on $V_{DD}$ with respect to GND	Regulator in Normal Mode Regulator in Bypass Mode	-0.3 -0.3		4.2 1.98	V V			
Maximum Total current through V <sub>DD</sub> and GND		_	—	500	mA			
Maximum output current sunk by $\overline{RST}$ or any Port pin				100	mA			
<b>Note:</b> Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the devices at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.								



## SFR Definition 6.1. ADC0CF: ADC0 Configuration

Bit	7	6	5	4	3	2	1	0	
Nam	e	AD0SC[4:0] AD0LJST AD08BE A							
Туре	•		R/W			R/W	R/W	R/W	
Rese	t 1	1	1	1	1	0	0	1	
SFR A	ddress = 0xB	С							
Bit	Name				Function				
7:3	AD0SC[4:0]	ADC0 SAR	Conversion	<b>Clock Peri</b>	od Bits.				
		SAR Conver AD0SC refe requirements	sion clock is rs to the 5-bi s are given i	derived fror it value held n the ADC s	n system clo in bits AD0S pecification t	ock by the fol C4–0. SAR able.	lowing equa Conversion	tion, where clock	
		AD0SC =	$AD0SC = \frac{SYSCLK}{CLK_{SAR}} - 1$						
		Note: If the N "00007	/lemory Powe I" for proper A	r Controller is	enabled (MP	CE = '1'), AD0	SC must be s	et to at least	
2	AD0LJST	ADC0 Left J	lustify Sele	ct.					
		0: Data in Al	DC0H:ADC0	L registers a	re right-justi	fied.			
		1: Data in Al	DC0H:ADC0	L registers a only valid for	ire left-justifi 10-bit mode ()	ed. AD08BF = $0$			
1	AD08BE	8-Bit Mode	Fnable						
		0: ADC oper	ates in 10-b	it mode (nori	mal).				
		1: ADC oper	1: ADC operates in 8-bit mode.						
		Note: When	<b>Note:</b> When AD08BE is set to 1, the AD0LJST bit is ignored.						
0	AMP0GN0	ADC Gain C	ADC Gain Control Bit.						
		0: Gain = 0.5	5						
		1.  Gain = 1							



## 11. Comparator0

C8051T630/1/2/3/4/5 devices include an on-chip programmable voltage comparator, Comparator0, shown in Figure 11.1.

The Comparator offers programmable response time and hysteresis, an analog input multiplexer, and two outputs that are optionally available at the Port pins: a synchronous "latched" output (CP0), or an asynchronous "raw" output (CP0A). The asynchronous CP0A signal is available even when the system clock is not active. This allows the Comparator to operate and generate an output with the device in STOP mode. When assigned to a Port pin, the Comparator output may be configured as open drain or push-pull (see Section "20.4. Port I/O Initialization" on page 116). Comparator0 may also be used as a reset source (see Section "18.5. Comparator0 Reset" on page 99).

The Comparator0 inputs are selected by the comparator input multiplexer, as detailed in Section "11.1. Comparator Multiplexer" on page 61.



Figure 11.1. Comparator0 Functional Block Diagram

The Comparator output can be polled in software, used as an interrupt source, and/or routed to a Port pin. When routed to a Port pin, the Comparator output is available asynchronous or synchronous to the system clock; the asynchronous output is available even in STOP mode (with no system clock active). When disabled, the Comparator output (if assigned to a Port I/O pin via the Crossbar) defaults to the logic low state, and the power supply to the comparator is turned off. See Section "20.3. Priority Crossbar Decoder" on page 114 for details on configuring Comparator outputs via the digital Crossbar. Comparator inputs can be externally driven from -0.25 V to (V<sub>DD</sub>) + 0.25 V without damage or upset. The complete Comparator electrical specifications are given in Section "5. Electrical Characteristics" on page 23.



Mnemonic	Description	Bytes	Clock Cycles							
Arithmetic Operations	Arithmetic Operations									
ADD A, Rn	Add register to A	1	1							
ADD A, direct	Add direct byte to A	2	2							
ADD A, @Ri	Add indirect RAM to A	1	2							
ADD A, #data	Add immediate to A	2	2							
ADDC A, Rn	Add register to A with carry	1	1							
ADDC A, direct	Add direct byte to A with carry	2	2							
ADDC A, @Ri	Add indirect RAM to A with carry	1	2							
ADDC A, #data	Add immediate to A with carry	2	2							
SUBB A, Rn	Subtract register from A with borrow	1	1							
SUBB A, direct	Subtract direct byte from A with borrow	2	2							
SUBB A, @Ri	Subtract indirect RAM from A with borrow	1	2							
SUBB A, #data	Subtract immediate from A with borrow	2	2							
INC A	Increment A	1	1							
INC Rn	Increment register	1	1							
INC direct	Increment direct byte	2	2							
INC @Ri	Increment indirect RAM	1	2							
DEC A	Decrement A	1	1							
DEC Rn	Decrement register	1	1							
DEC direct	Decrement direct byte	2	2							
DEC @Ri	Decrement indirect RAM	1	2							
INC DPTR	Increment Data Pointer	1	1							
MUL AB	Multiply A and B	1	4							
DIV AB	Divide A by B	1	8							
DA A	Decimal adjust A	1	1							
Logical Operations										
ANL A, Rn	AND Register to A	1	1							
ANL A, direct	AND direct byte to A	2	2							
ANL A, @Ri	AND indirect RAM to A	1	2							
ANL A, #data	AND immediate to A	2	2							
ANL direct, A	AND A to direct byte	2	2							
ANL direct, #data	AND immediate to direct byte	3	3							
ORL A, Rn	OR Register to A	1	1							
ORL A, direct	OR direct byte to A	2	2							
ORL A, @Ri	OR indirect RAM to A	1	2							
ORL A, #data	OR immediate to A	2	2							
ORL direct, A	OR A to direct byte	2	2							
ORL direct, #data	OR immediate to direct byte	3	3							
XRL A, Rn	Exclusive-OR Register to A	1	1							
XRL A, direct	Exclusive-OR direct byte to A	2	2							
XRL A, @Ri	Exclusive-OR indirect RAM to A	1	2							
XRL A, #data	Exclusive-OR immediate to A	2	2							
XRL direct, A	Exclusive-OR A to direct byte	2	2							

## Table 12.1. CIP-51 Instruction Set Summary



## SFR Definition 17.1. PCON: Power Control

Bit	7	6	5	4	3	2	1	0
Name		STOP	IDLE					
Туре	R/W							R/W
Reset	0	0	0	0	0	0	0	0

SFR Address = 0x87

Bit	Name	Function
7:2	GF[5:0]	General Purpose Flags 5–0.
		These are general purpose flags for use under software control.
1	STOP	<ul><li>Stop Mode Select.</li><li>Setting this bit will place the CIP-51 in Stop mode. This bit will always be read as 0.</li><li>1: CPU goes into Stop mode (internal oscillator stopped).</li></ul>
0	IDLE	Idle Mode Select. Setting this bit will place the CIP-51 in Idle mode. This bit will always be read as 0. 1: CPU goes into Idle mode. (Shuts off clock to CPU, but clock to Timers, Interrupts, Serial Ports, and Analog Peripherals are still active.)



## 18. Reset Sources

Reset circuitry allows the controller to be easily placed in a predefined default condition. On entry to this reset state, the following occur:

- CIP-51 halts program execution
- Special Function Registers (SFRs) are initialized to their defined reset values
- External Port pins are forced to a known state
- Interrupts and timers are disabled

All SFRs are reset to the predefined values noted in the SFR detailed descriptions. The contents of internal data memory are unaffected during a reset; any previously stored data is preserved. However, since the stack pointer SFR is reset, the stack is effectively lost, even though the data on the stack is not altered.

The Port I/O latches are reset to 0xFF (all logic ones) in open-drain mode. Weak pullups are enabled during and after the reset. For  $V_{DD}$  Monitor and power-on resets, the  $\overrightarrow{RST}$  pin is driven low until the device exits the reset state.

On exit from the reset state, the program counter (PC) is reset, and the system clock defaults to the internal oscillator. The Watchdog Timer is enabled with the system clock divided by 12 as its clock source. Program execution begins at location 0x0000.



Figure 18.1. Reset Sources



## SFR Definition 18.1. VDM0CN: V<sub>DD</sub> Monitor Control

Bit	7	6	5	4	3	2	1	0
Name	VDMEN	VDDSTAT						
Туре	R/W	R	R	R	R	R	R	R
Reset	Varies	Varies	0	0	0	0	0	0

SFR Address = 0xFF

Bit	Name	Function
7	VDMEN	V <sub>DD</sub> Monitor Enable.
		This bit turns the V <sub>DD</sub> monitor circuit on/off. The V <sub>DD</sub> Monitor cannot generate system resets until it is also selected as a reset source in register RSTSRC (SFR Definition 18.2). Selecting the V <sub>DD</sub> monitor as a reset source before it has stabilized may generate a system reset. In systems where this reset would be undesirable, a delay should be introduced between enabling the V <sub>DD</sub> Monitor and selecting it as a reset source. See Table 5.4 for the minimum V <sub>DD</sub> Monitor turn-on time. 0: V <sub>DD</sub> Monitor Disabled. 1: V <sub>DD</sub> Monitor Enabled.
6	VDDSTAT	V <sub>DD</sub> Status.
		This bit indicates the current power supply status ( $V_{DD}$ Monitor output). 0: $V_{DD}$ is at or below the $V_{DD}$ monitor threshold. 1: $V_{DD}$ is above the $V_{DD}$ monitor threshold.
5:0	Unused	Unused. Read = 000000b; Write = Don't care.

#### 18.3. External Reset

The external  $\overline{\text{RST}}$  pin provides a means for external circuitry to force the device into a reset state. As<u>serting</u> an active-low signal on the  $\overline{\text{RST}}$  pin generates a reset; an external pullup and/or decoupling of the  $\overline{\text{RST}}$  pin may be necessary to avoid erroneous noise-induced resets. See Table 5.4 for complete  $\overline{\text{RST}}$  pin specifications. The PINRSF flag (RSTSRC.0) is set on exit from an external reset.

#### 18.4. Missing Clock Detector Reset

The Missing Clock Detector (MCD) is a one-shot circuit that is triggered by the system clock. If the system clock remains high or low for more than 100  $\mu$ s, the one-shot will time out and generate a reset. After a MCD reset, the MCDRSF flag (RSTSRC.2) will read 1, signifying the MCD as the reset source; otherwise, this bit reads 0. Writing a 1 to the MCDRSF bit enables the Missing Clock Detector; writing a 0 disables it. The state of the RST pin is unaffected by this reset.



## 21.1. Supporting Documents

It is assumed the reader is familiar with or has access to the following supporting documents:

- 1. The I<sup>2</sup>C-Bus and How to Use It (including specifications), Philips Semiconductor.
- 2. The I<sup>2</sup>C-Bus Specification—Version 2.0, Philips Semiconductor.
- 3. System Management Bus Specification—Version 1.1, SBS Implementers Forum.

## 21.2. SMBus Configuration

Figure 21.2 shows a typical SMBus configuration. The SMBus specification allows any recessive voltage between 3.0 V and 5.0 V; different devices on the bus may operate at different voltage levels. The bi-directional SCL (serial clock) and SDA (serial data) lines must be connected to a positive power supply voltage through a pullup resistor or similar circuit. Every device connected to the bus must have an open-drain or open-collector output for both the SCL and SDA lines, so that both are pulled high (recessive state) when the bus is free. The maximum number of devices on the bus is limited only by the requirement that the rise and fall times on the bus not exceed 300 ns and 1000 ns, respectively.



Figure 21.2. Typical SMBus Configuration

## 21.3. SMBus Operation

Two types of data transfers are possible: data transfers from a master transmitter to an addressed slave receiver (WRITE), and data transfers from an addressed slave transmitter to a master receiver (READ). The master device initiates both types of data transfers and provides the serial clock pulses on SCL. The SMBus interface may operate as a master or a slave, and multiple master devices on the same bus are supported. If two or more masters attempt to initiate a data transfer simultaneously, an arbitration scheme is employed with a single master always winning the arbitration. Note that it is not necessary to specify one device as the Master in a system; any device who transmits a START and a slave address becomes the master for the duration of that transfer.

A typical SMBus transaction consists of a START condition followed by an address byte (Bits7–1: 7-bit slave address; Bit0: R/W direction bit), one or more bytes of data, and a STOP condition. Bytes that are received (by a master or slave) are acknowledged (ACK) with a low SDA during a high SCL (see Figure 21.3). If the receiving device does not ACK, the transmitting device will read a NACK (not acknowledge), which is a high SDA during a high SCL.

The direction bit (R/W) occupies the least-significant bit position of the address byte. The direction bit is set to logic 1 to indicate a "READ" operation and cleared to logic 0 to indicate a "WRITE" operation.



All transactions are initiated by a master, with one or more addressed slave devices as the target. The master generates the START condition and then transmits the slave address and direction bit. If the transaction is a WRITE operation from the master to the slave, the master transmits the data a byte at a time waiting for an ACK from the slave at the end of each byte. For READ operations, the slave transmits the data waiting for an ACK from the master at the end of each byte. At the end of the data transfer, the master generates a STOP condition to terminate the transaction and free the bus. Figure 21.3 illustrates a typical SMBus transaction.



Figure 21.3. SMBus Transaction

#### 21.3.1. Transmitter Vs. Receiver

On the SMBus communications interface, a device is the "transmitter" when it is sending an address or data byte to another device on the bus. A device is a "receiver" when an address or data byte is being sent to it from another device on the bus. The transmitter controls the SDA line during the address or data byte. After each byte of address or data information is sent by the transmitter, the receiver sends an ACK or NACK bit during the ACK phase of the transfer, during which time the receiver controls the SDA line.

#### 21.3.2. Arbitration

A master may start a transfer only if the bus is free. The bus is free after a STOP condition or after the SCL and SDA lines remain high for a specified time (see Section "21.3.5. SCL High (SMBus Free) Timeout" on page 130). In the event that two or more devices attempt to begin a transfer at the same time, an arbitration scheme is employed to force one master to give up the bus. The master devices continue transmitting until one attempts a HIGH while the other transmits a LOW. Since the bus is open-drain, the bus will be pulled LOW. The master attempting the HIGH will detect a LOW SDA and lose the arbitration. The winning master continues its transmission without interruption; the losing master becomes a slave and receives the rest of the transfer if addressed. This arbitration scheme is non-destructive: one device always wins, and no data is lost.

#### 21.3.3. Clock Low Extension

SMBus provides a clock synchronization mechanism, similar to I2C, which allows devices with different speed capabilities to coexist on the bus. A clock-low extension is used during a transfer in order to allow slower slave devices to communicate with faster masters. The slave may temporarily hold the SCL line LOW to extend the clock low period, effectively decreasing the serial clock frequency.

#### 21.3.4. SCL Low Timeout

If the SCL line is held low by a slave device on the bus, no further communication is possible. Furthermore, the master cannot force the SCL line high to correct the error condition. To solve this problem, the SMBus protocol specifies that devices participating in a transfer must detect any clock cycle held low longer than 25 ms as a "timeout" condition. Devices that have detected the timeout condition must reset the communication no later than 10 ms after detecting the timeout condition.



SMBCS1	SMBCS0	SMBus Clock Source
0	0	Timer 0 Overflow
0	1	Timer 1 Overflow
1	0	Timer 2 High Byte Overflow
1	1	Timer 2 Low Byte Overflow

#### Table 21.1. SMBus Clock Source Selection

The SMBCS1–0 bits select the SMBus clock source, which is used only when operating as a master or when the Free Timeout detection is enabled. When operating as a master, overflows from the selected source determine the absolute minimum SCL low and high times as defined in Equation 21.1. Note that the selected clock source may be shared by other peripherals so long as the timer is left running at all times. For example, Timer 1 overflows may generate the SMBus and UART baud rates simultaneously. Timer configuration is covered in Section "24. Timers" on page 169.

$$T_{HighMin} = T_{LowMin} = \frac{1}{f_{ClockSourceOverflow}}$$

#### Equation 21.1. Minimum SCL High and Low Times

The selected clock source should be configured to establish the minimum SCL High and Low times as per Equation 21.1. When the interface is operating as a master (and SCL is not driven or extended by any other devices on the bus), the typical SMBus bit rate is approximated by Equation 21.2.

$$BitRate = \frac{f_{ClockSourceOverflow}}{3}$$

#### Equation 21.2. Typical SMBus Bit Rate

Figure 21.4 shows the typical SCL generation described by Equation 21.2. Notice that  $T_{HIGH}$  is typically twice as large as  $T_{LOW}$ . The actual SCL output may vary due to other devices on the bus (SCL may be extended low by slower slave devices, or driven low by contending master devices). The bit rate when operating as a master will never exceed the limits defined by equation Equation 21.1.





Setting the EXTHOLD bit extends the minimum setup and hold times for the SDA line. The minimum SDA setup time defines the absolute minimum time that SDA is stable before SCL transitions from low-to-high. The minimum SDA hold time defines the absolute minimum time that the current SDA value remains stable



	Frequency: 24.5 MHz									
	Target Baud Rate (bps)	Baud Rate % Error	Oscillator Divide Factor	Timer Clock Source	SCA1–SCA0 (pre-scale select) <sup>1</sup>	T1M <sup>1</sup>	Timer 1 Reload Value (hex)			
	230400	-0.32%	106	SYSCLK	XX <sup>2</sup>	1	0xCB			
E .:	115200	-0.32%	212	SYSCLK	XX	1	0x96			
ror SC	57600	0.15%	426	SYSCLK	XX	1	0x2B			
Υ Ψ	28800	-0.32%	848	SYSCLK/4	01	0	0x96			
ы Г	14400	0.15%	1704	SYSCLK/12	00	0	0xB9			
YS	9600	-0.32%	2544	SYSCLK/12	00	0	0x96			
<u>د</u> م	2400	-0.32%	10176	SYSCLK/48	10	0	0x96			
	1200	0.15%	20448	SYSCLK/48	10	0	0x2B			
Notes: 1. 2.	<ul> <li>Notes:</li> <li>1. SCA1–SCA0 and T1M bit definitions can be found in Section 24.1.</li> <li>2. X = Don't care.</li> </ul>									

# Table 22.1. Timer Settings for Standard Baud RatesUsing The Internal 24.5 MHz Oscillator

Table 22.2. Timer Settings for Standard Baud Rates Using an External 22.1184 MHz Oscillator

			Frequ	uency: 22.1184	MHz		
	Target Baud Rate (bps)	Baud Rate % Error	Oscillator Divide Factor	Timer Clock Source	SCA1–SCA0 (pre-scale select) <sup>1</sup>	T1M <sup>1</sup>	Timer 1 Reload Value (hex)
	230400	0.00%	96	SYSCLK	XXZ	1	0xD0
د ج	115200	0.00%	192	SYSCLK	XX	1	0xA0
ror Osc	57600	0.00%	384	SYSCLK	XX	1	0x40
A f	28800	0.00%	768	SYSCLK / 12	00	0	0xE0
л п	14400	0.00%	1536	SYSCLK / 12	00	0	0xC0
YS xte	9600	0.00%	2304	SYSCLK / 12	00	0	0xA0
ŚШ	2400	0.00%	9216	SYSCLK / 48	10	0	0xA0
	1200	0.00%	18432	SYSCLK / 48	10	0	0x40
۶.	230400	0.00%	96	EXTCLK / 8	11	0	0xFA
ror )sc	115200	0.00%	192	EXTCLK / 8	11	0	0xF4
Υ Ψ	57600	0.00%	384	EXTCLK / 8	11	0	0xE8
L L L L	28800	0.00%	768	EXTCLK / 8	11	0	0xD0
YS	14400	0.00%	1536	EXTCLK / 8	11	0	0xA0
S, L	9600	0.00%	2304	EXTCLK / 8	11	0	0x70
Notes:							

1. SCA1–SCA0 and T1M bit definitions can be found in Section 24.1.

**2.** X = Don't care.



## SFR Definition 24.1. CKCON: Clock Control

Bit	7	6	5	4	3	2	1	0
Name	ТЗМН	T3ML	T2MH	T2ML	T1M	ТОМ	SCA	[1:0]
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/	W
Reset	0	0	0	0	0	0	0	0

#### SFR Address = 0x8E

Bit	Name	Function
7	ТЗМН	<b>Timer 3 High Byte Clock Select.</b> Selects the clock supplied to the Timer 3 high byte (split 8-bit timer mode only). 0: Timer 3 high byte uses the clock defined by the T3XCLK bit in TMR3CN.
		1: Timer 3 high byte uses the system clock.
6	T3ML	Timer 3 Low Byte Clock Select.
		<ul> <li>in split 8-bit timer mode.</li> <li>0: Timer 3 low byte uses the clock defined by the T3XCLK bit in TMR3CN.</li> <li>1: Timer 3 low byte uses the system clock.</li> </ul>
5	T2MH	Timer 2 High Byte Clock Select.
		Selects the clock supplied to the Timer 2 high byte (split 8-bit timer mode only). 0: Timer 2 high byte uses the clock defined by the T2XCLK bit in TMR2CN. 1: Timer 2 high byte uses the system clock.
4	T2ML	Timer 2 Low Byte Clock Select.
		<ul> <li>Selects the clock supplied to Timer 2. If Timer 2 is configured in split 8-bit timer mode, this bit selects the clock supplied to the lower 8-bit timer.</li> <li>0: Timer 2 low byte uses the clock defined by the T2XCLK bit in TMR2CN.</li> <li>1: Timer 2 low byte uses the system clock.</li> </ul>
3	T1	Timer 1 Clock Select.
		Selects the clock source supplied to Timer 1. Ignored when C/T1 is set to 1. 0: Timer 1 uses the clock defined by the prescale bits SCA[1:0]. 1: Timer 1 uses the system clock.
2	Т0	Timer 0 Clock Select.
		Selects the clock source supplied to Timer 0. Ignored when C/T0 is set to 1.
		1: Counter/Timer 0 uses the system clock.
1:0	SCA[1:0]	Timer 0/1 Prescale Bits.
		These bits control the Timer 0/1 Clock Prescaler:
		UU: System clock divided by 12
		10: System clock divided by 48
		11: External clock divided by 8 (synchronized with the system clock)



#### 24.1. Timer 0 and Timer 1

Each timer is implemented as a 16-bit register accessed as two separate bytes: a low byte (TL0 or TL1) and a high byte (TH0 or TH1). The Counter/Timer Control register (TCON) is used to enable Timer 0 and Timer 1 as well as indicate status. Timer 0 interrupts can be enabled by setting the ET0 bit in the IE register (Section "15.2. Interrupt Register Descriptions" on page 82); Timer 1 interrupts can be enabled by setting the ET1 bit in the IE register (Section "15.2. Interrupt Register (Section "15.2. Interrupt Register (Section "15.2. Interrupt Register Descriptions" on page 82); Timer 1 interrupts can be enabled by setting the ET1 bit in the IE register (Section "15.2. Interrupt Register Descriptions" on page 82). Both counter/timers operate in one of four primary modes selected by setting the Mode Select bits T1M1–T0M0 in the Counter/Timer Mode register (TMOD). Each timer can be configured independently. Each operating mode is described below.

#### 24.1.1. Mode 0: 13-bit Counter/Timer

Timer 0 and Timer 1 operate as 13-bit counter/timers in Mode 0. The following describes the configuration and operation of Timer 0. However, both timers operate identically, and Timer 1 is configured in the same manner as described for Timer 0.

The TH0 register holds the eight MSBs of the 13-bit counter/timer. TL0 holds the five LSBs in bit positions TL0.4–TL0.0. The three upper bits of TL0 (TL0.7–TL0.5) are indeterminate and should be masked out or ignored when reading. As the 13-bit timer register increments and overflows from 0x1FFF (all ones) to 0x0000, the timer overflow flag TF0 in TCON is set and an interrupt will occur if Timer 0 interrupts are enabled.

The C/T0 bit in the TMOD register selects the counter/timer's clock source. When C/T0 is set to logic 1, high-to-low transitions at the selected Timer 0 input pin (T0) increment the timer register (Refer to Section "20.3. Priority Crossbar Decoder" on page 114 for information on selecting and configuring external I/O pins). Clearing C/T selects the clock defined by the T0M bit in register CKCON. When T0M is set, Timer 0 is clocked by the system clock. When T0M is cleared, Timer 0 is clocked by the source selected by the Clock Scale bits in CKCON (see SFR Definition 24.1).

Setting the TR0 bit (TCON.4) enables the timer when either GATE0 in the TMOD register is logic 0 or the input signal INT0 is active as defined by bit IN0PL in register IT01CF (see SFR Definition 15.5). Setting GATE0 to 1 allows the timer to be controlled by the external input signal INT0 (see Section "15.2. Interrupt Register Descriptions" on page 82), facilitating pulse width measurements

TR0	GATE0	INT0	Counter/Timer			
0	Х	Х	Disabled			
1	0	Х	Enabled			
1	1	0	Disabled			
1	1	1	Enabled			
Note: X = Don't Care						

Setting TR0 does not force the timer to reset. The timer registers should be loaded with the desired initial value before the timer is enabled.

TL1 and TH1 form the 13-bit register for Timer 1 in the same manner as described above for TL0 and TH0. Timer 1 is configured and controlled using the relevant TCON and TMOD bits just as with Timer 0. The input signal INT0 is used with Timer 1; the /INT1 polarity is defined by bit IN1PL in register IT01CF (see SFR Definition 15.5).



## C8051T630/1/2/3/4/5

#### 24.1.4. Mode 3: Two 8-bit Counter/Timers (Timer 0 Only)

In Mode 3, Timer 0 is configured as two separate 8-bit counter/timers held in TL0 and TH0. The counter/timer in TL0 is controlled using the Timer 0 control/status bits in TCON and TMOD: TR0, C/T0, GATE0 and TF0. TL0 can use either the system clock or an external input signal as its timebase. The TH0 register is restricted to a timer function sourced by the system clock or prescaled clock. TH0 is enabled using the Timer 1 run control bit TR1. TH0 sets the Timer 1 overflow flag TF1 on overflow and thus controls the Timer 1 interrupt.

Timer 1 is inactive in Mode 3. When Timer 0 is operating in Mode 3, Timer 1 can be operated in Modes 0, 1 or 2, but cannot be clocked by external signals nor set the TF1 flag and generate an interrupt. However, the Timer 1 overflow can be used to generate baud rates for the SMBus and/or UART, and/or initiate ADC conversions. While Timer 0 is operating in Mode 3, Timer 1 run control is handled through its mode settings. To run Timer 1 while Timer 0 is in Mode 3, set the Timer 1 Mode as 0, 1, or 2. To disable Timer 1, configure it for Mode 3.







## SFR Definition 24.3. TMOD: Timer Mode

Bit	7	6	5	4	3	2	1	0
Name	GATE1	C/T1	T1M	[1:0]	GATE0	С/Т0	TOM	[1:0]
Туре	R/W	R/W	R/W		R/W	R/W	R/	W
Reset	0	0	0	0	0	0	0	0

SFR Address = 0x89

Bit	Name	Function
7	GATE1	Timer 1 Gate Control.
		0: Timer 1 enabled when TR1 = 1 irrespective of $\overline{INT1}$ logic level. 1: Timer 1 enabled only when TR1 = 1 AND $\overline{INT1}$ is active as defined by bit IN1PL in register IT01CF (see SFR Definition 15.5).
6	C/T1	Counter/Timer 1 Select.
		<ul><li>0: Timer: Timer 1 incremented by clock defined by T1M bit in register CKCON.</li><li>1: Counter: Timer 1 incremented by high-to-low transitions on external pin (T1).</li></ul>
5:4	T1M[1:0]	Timer 1 Mode Select.
		These bits select the Timer 1 operation mode.
		00: Mode 0, 13-bit Counter/Timer
		01: Mode 1, 16-bit Counter/Timer
		10: Mode 2, 8-bit Counter/ Timer with Auto-Reload
3	GATEO	
5	OAILU	Timer U Gate Control.
		1: Timer 0 enabled only when TR0 = 1 AND INT0 is active as defined by bit IN0PL in register IT01CF (see SFR Definition 15.5).
2	C/T0	Counter/Timer 0 Select.
		0: Timer: Timer 0 incremented by clock defined by T0M bit in register CKCON.
		1: Counter: Timer 0 incremented by high-to-low transitions on external pin (T0).
1:0	T0M[1:0]	Timer 0 Mode Select.
		These bits select the Timer 0 operation mode.
		00: Mode 0, 13-bit Counter/Timer
		01: Mode 1, 16-bit Counter/Timer
		10: Mode 2, δ-bit Counter/Timer with Auto-Reload



## SFR Definition 24.8. TMR2CN: Timer 2 Control

Bit	7	6	5	4	3	2	1	0
Name	TF2H	TF2L	TF2LEN	TF2CEN	T2SPLIT	TR2		T2XCLK
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R	R/W
Reset	0	0	0	0	0	0	0	0

#### SFR Address = 0xC8; Bit-Addressable

Bit	Name	Function
7	TF2H	<b>Timer 2 High Byte Overflow Flag.</b> Set by hardware when the Timer 2 high byte overflows from 0xFF to 0x00. In 16 bit mode, this will occur when Timer 2 overflows from 0xFFFF to 0x0000. When the Timer 2 interrupt is enabled, setting this bit causes the CPU to vector to the Timer 2 interrupt service routine. This bit is not automatically cleared by hardware.
6	TF2L	<b>Timer 2 Low Byte Overflow Flag.</b> Set by hardware when the Timer 2 low byte overflows from 0xFF to 0x00. TF2L will be set when the low byte overflows regardless of the Timer 2 mode. This bit is not automatically cleared by hardware.
5	TF2LEN	<b>Timer 2 Low Byte Interrupt Enable.</b> When set to 1, this bit enables Timer 2 Low Byte interrupts. If Timer 2 interrupts are also enabled, an interrupt will be generated when the low byte of Timer 2 overflows.
4	TF2CEN	<b>Timer 2 Low-Frequency Oscillator Capture Enable.</b> When set to 1, this bit enables Timer 2 Low-Frequency Oscillator Capture Mode. If TF2CEN is set and Timer 2 interrupts are enabled, an interrupt will be generated on a falling edge of the low-frequency oscillator output, and the current 16-bit timer value in TMR2H:TMR2L will be copied to TMR2RLH:TMR2RLL.
3	T2SPLIT	Timer 2 Split Mode Enable.When this bit is set, Timer 2 operates as two 8-bit timers with auto-reload.0: Timer 2 operates in 16-bit auto-reload mode.1: Timer 2 operates as two 8-bit auto-reload timers.
2	TR2	<b>Timer 2 Run Control.</b> Timer 2 is enabled by setting this bit to 1. In 8-bit mode, this bit enables/disables TMR2H only; TMR2L is always enabled in split mode.
1	Unused	Unused. Read = 0b; Write = Don't Care
0	T2XCLK	<ul> <li>Timer 2 External Clock Select.</li> <li>This bit selects the external clock source for Timer 2. If Timer 2 is in 8-bit mode, this bit selects the external oscillator clock source for both timer bytes. However, the Timer 2 Clock Select bits (T2MH and T2ML in register CKCON) may still be used to select between the external clock and the system clock for either timer.</li> <li>0: Timer 2 clock is the system clock divided by 12.</li> <li>1: Timer 2 clock is the external clock divided by 8 (synchronized with SYSCLK).</li> </ul>



#### 24.3.2. 8-bit Timers with Auto-Reload

When T3SPLIT is set, Timer 3 operates as two 8-bit timers (TMR3H and TMR3L). Both 8-bit timers operate in auto-reload mode as shown in Figure 24.8. TMR3RLL holds the reload value for TMR3L; TMR3RLH holds the reload value for TMR3H. The TR3 bit in TMR3CN handles the run control for TMR3H. TMR3L is always running when configured for 8-bit Mode.

Each 8-bit timer may be configured to use SYSCLK, SYSCLK divided by 12, the external oscillator clock source divided by 8, or the internal Low-frequency Oscillator. The Timer 3 Clock Select bits (T3MH and T3ML in CKCON) select either SYSCLK or the clock defined by the Timer 3 External Clock Select bits (T3XCLK[1:0] in TMR3CN), as follows:

ТЗМН	T3XCLK[1:0]	TMR3H Clock Source
0	00	SYSCLK / 12
0	01	External Clock / 8
0	10	Reserved
0	11	Internal LFO
1	Х	SYSCLK

T3ML	T3XCLK[1:0]	TMR3L Clock Source
0	00	SYSCLK / 12
0	01	External Clock / 8
0	10	Reserved
0	11	Internal LFO
1	Х	SYSCLK

The TF3H bit is set when TMR3H overflows from 0xFF to 0x00; the TF3L bit is set when TMR3L overflows from 0xFF to 0x00. When Timer 3 interrupts are enabled, an interrupt is generated each time TMR3H overflows. If Timer 3 interrupts are enabled and TF3LEN (TMR3CN.5) is set, an interrupt is generated each time either TMR3L or TMR3H overflows. When TF3LEN is enabled, software must check the TF3H and TF3L flags to determine the source of the Timer 3 interrupt. The TF3H and TF3L interrupt flags are not cleared by hardware and must be manually cleared by software.



Figure 24.8. Timer 3 8-Bit Mode Block Diagram

