

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XF

Product Status	Obsolete
Core Processor	M8C
Core Size	8-Bit
Speed	24MHz
Connectivity	I ² C, SPI
Peripherals	LVD, POR, PWM, WDT
Number of I/O	34
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	1.71V ~ 5.5V
Data Converters	A/D 1x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	48-UFQFN Exposed Pad
Supplier Device Package	48-QFN (6x6)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/cy8c24693-24lqxi

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



More Information

Cypress provides a wealth of data at www.cypress.com to help you to select the right PSoC device for your design, and quickly and effectively integrate the device into your design. For a comprehensive list of resources, see the knowledge base article "How to Design with $PSoC^{\mbox{\sc B}}$ 1, $PowerPSoC^{\mbox{\sc B}}$, and PLC - KBA88292".

- Overview: PSoC Portfolio, PSoC Roadmap
- Product Selectors: PSoC 1, PSoC 3, PSoC 4, or PSoC 5LP. In addition, PSoC Designer includes a device selection tool.
- Application Notes and Code Examples: Cover a broad range of topics, from basic to advanced level. Many of the application notes include code examples.
- Technical Reference Manuals (TRM): The TRM provides complete detailed descriptions of the internal architecture of the PSoC 1 devices.

PSoC Designer

PSoC Designer is a free Windows-based Integrated Design Environment (IDE). Develop your applications using a library of pre-characterized analog and digital peripherals in a drag-and-drop design environment. Then, customize your design leveraging the dynamically generated API libraries of code. Figure 1 shows PSoC Designer windows. **Note:** This is not the default view.

- 1. Global Resources all device hardware settings.
- 2. **Parameters** the parameters of the currently selected User Modules.
- 3. Pinout information related to device pins.
- 4. Chip-Level Editor a diagram of the resources available on the selected chip.

Development Kits:

- CY3215A-DK In-Circuit Emulation Lite Development Kit includes an in-circuit emulator (ICE). While the ICE-Cube is primarily used to debug PSoC 1 devices, it can also program PSoC 1 devices using ISSP.
- CY3210-PSOCEVAL1 Kit enables you to evaluate and experiment Cypress's PSoC 1 programmable system-on-chip design methodology and architecture.

The MiniProg1 and MiniProg3 device provides an interface for flash programming.

- 5. Datasheet the datasheet for the currently selected UM
- 6. User Modules all available User Modules for the selected device.
- 7. **Device Resource Meter** device resource usage for the current project configuration.
- 8. **Workspace** a tree level diagram of files associated with the project.
- 9. Output output from project build and debug operations.

Note: For detailed information on PSoC Designer, go to **PSoC**[®] **Designer** > **Help** > **Documentation** > **Designer Specific Documents** > **IDE User Guide**.




Figure 1. PSoC Designer Layout



CY8C24X93

Contents

	6
PSoC Core	
Analog system	
Additional System Resources	
Getting Started	7
Silicon Errata	
Development Kits	
Training	
CYPros Consultants	
Solutions Library	
Technical Support	
Development Tools	
PSoC Designer Software Subsystems	
Designing with PSoC Designer	
Select User Modules	
Configure User Modules	
Organize and Connect	
Generate, Verify, and Debug	
Pinouts	
16-pin QFN (13 GPIOs) [2]	
32-pin QFN (28 GPIOs) [6]	
32-pin QFN (28 GPIOs) [10]	
48-pin QFN (34 GPIOs) [14]	
48-pin QFN (36 GPIOs (With USB)) [19]	
48-pin QFN (OCD) (36 GPIOs) [23]	
Electrical Specifications	
(CY8C24193/493)	16
Absolute Maximum Ratings	-
(CY8C24193/493)	16
Operating Temperature	
(CY8C24193/493)	16
DC Chip-Level Specifications	
CY8C24193/493)	
(CY8C24193/493) DC GPIO Specifications (CY8C24193/493)	17
(CY8C24193/493) DC GPIO Specifications (CY8C24193/493) DC Analog Mux Bus Specifications	17 18
(CY8C24193/493) DC GPIO Specifications (CY8C24193/493) DC Analog Mux Bus Specifications (CY8C24193/493)	17 18
(CY8C24193/493) DC GPIO Specifications (CY8C24193/493) DC Analog Mux Bus Specifications (CY8C24193/493) DC Low Power Comparator Specifications	17 18 21
(CY8C24193/493) DC GPIO Specifications (CY8C24193/493) DC Analog Mux Bus Specifications (CY8C24193/493) DC Low Power Comparator Specifications (CY8C24193/493)	17 18 21
(CY8C24193/493) DC GPIO Specifications (CY8C24193/493) DC Analog Mux Bus Specifications (CY8C24193/493) DC Low Power Comparator Specifications (CY8C24193/493) Comparator User Module Electrical Specifications	17 18 21 21
(CY8C24193/493) DC GPIO Specifications (CY8C24193/493) DC Analog Mux Bus Specifications (CY8C24193/493) DC Low Power Comparator Specifications (CY8C24193/493) Comparator User Module Electrical Specifications (CY8C24193/493)	17 18 21 21
(CY8C24193/493) DC GPIO Specifications (CY8C24193/493) DC Analog Mux Bus Specifications (CY8C24193/493) DC Low Power Comparator Specifications (CY8C24193/493) Comparator User Module Electrical Specifications (CY8C24193/493) ADC Electrical Specifications	17 18 21 21 21
(CY8C24193/493) DC GPIO Specifications (CY8C24193/493) DC Analog Mux Bus Specifications (CY8C24193/493) DC Low Power Comparator Specifications (CY8C24193/493) Comparator User Module Electrical Specifications (CY8C24193/493) ADC Electrical Specifications (CY8C24193/493)	17 18 21 21 21
(CY8C24193/493) DC GPIO Specifications (CY8C24193/493) DC Analog Mux Bus Specifications (CY8C24193/493) DC Low Power Comparator Specifications (CY8C24193/493) Comparator User Module Electrical Specifications (CY8C24193/493) ADC Electrical Specifications (CY8C24193/493) ADC Electrical Specifications (CY8C24193/493)	17 18 21 21 21 22
(CY8C24193/493) DC GPIO Specifications (CY8C24193/493) DC Analog Mux Bus Specifications (CY8C24193/493) DC Low Power Comparator Specifications (CY8C24193/493) Comparator User Module Electrical Specifications (CY8C24193/493) ADC Electrical Specifications (CY8C24193/493) DC POR and LVD Specifications (CY8C24193/493)	17 18 21 21 21 22
 (CY8C24193/493) DC GPIO Specifications (CY8C24193/493) DC Analog Mux Bus Specifications (CY8C24193/493) DC Low Power Comparator Specifications (CY8C24193/493) Comparator User Module Electrical Specifications (CY8C24193/493) ADC Electrical Specifications (CY8C24193/493) DC POR and LVD Specifications (CY8C24193/493) DC Programming Specifications 	17 18 21 21 22 23
(CY8C24193/493) DC GPIO Specifications (CY8C24193/493) DC Analog Mux Bus Specifications (CY8C24193/493) DC Low Power Comparator Specifications (CY8C24193/493) Comparator User Module Electrical Specifications (CY8C24193/493) ADC Electrical Specifications (CY8C24193/493) DC POR and LVD Specifications (CY8C24193/493) DC Programming Specifications (CY8C24193/493)	17 18 21 21 22 23
 (CY8C24193/493) DC GPIO Specifications (CY8C24193/493) DC Analog Mux Bus Specifications (CY8C24193/493) DC Low Power Comparator Specifications (CY8C24193/493) Comparator User Module Electrical Specifications (CY8C24193/493) ADC Electrical Specifications (CY8C24193/493) DC POR and LVD Specifications (CY8C24193/493) DC Programming Specifications (CY8C24193/493) DC I2C Specifications 	17 18 21 21 21 23 23
 (CY8C24193/493) DC GPIO Specifications (CY8C24193/493) DC Analog Mux Bus Specifications (CY8C24193/493) DC Low Power Comparator Specifications (CY8C24193/493) Comparator User Module Electrical Specifications (CY8C24193/493) ADC Electrical Specifications (CY8C24193/493) DC POR and LVD Specifications (CY8C24193/493) DC Programming Specifications (CY8C24193/493) DC I2C Specifications (CY8C24193/493) 	17 18 21 21 21 23 23
 (CY8C24193/493) DC GPIO Specifications (CY8C24193/493) DC Analog Mux Bus Specifications (CY8C24193/493) DC Low Power Comparator Specifications (CY8C24193/493) Comparator User Module Electrical Specifications (CY8C24193/493) ADC Electrical Specifications (CY8C24193/493) DC POR and LVD Specifications (CY8C24193/493) DC Programming Specifications (CY8C24193/493) DC I2C Specifications (CY8C24193/493) Shield Driver DC Specifications 	17 18 21 21 22 23 23
 (CY8C24193/493) DC GPIO Specifications (CY8C24193/493) DC Analog Mux Bus Specifications (CY8C24193/493) DC Low Power Comparator Specifications (CY8C24193/493) Comparator User Module Electrical Specifications (CY8C24193/493) ADC Electrical Specifications (CY8C24193/493) DC POR and LVD Specifications (CY8C24193/493) DC Programming Specifications (CY8C24193/493) DC I2C Specifications (CY8C24193/493) Shield Driver DC Specifications (CY8C24193/493) 	17 18 21 21 22 23 23
 (CY8C24193/493) DC GPIO Specifications (CY8C24193/493) DC Analog Mux Bus Specifications (CY8C24193/493) DC Low Power Comparator Specifications (CY8C24193/493) Comparator User Module Electrical Specifications (CY8C24193/493) ADC Electrical Specifications (CY8C24193/493) DC POR and LVD Specifications (CY8C24193/493) DC Programming Specifications (CY8C24193/493) DC I2C Specifications (CY8C24193/493) Shield Driver DC Specifications 	17 18 21 21 21 21 23 23 24 24

AC Chip-Level Specifications	
(CY8C24193/493)	25
AC General Purpose I/O Specifications	
(CY8C24193/493)	26
AC Comparator Specifications	
(CY8C24193/493)	26
AC External Clock Specifications	
(CY8C24193/493)	26
AC Programming Specifications	
(CY8C24193/493)	27
AC I2C Specifications	
(CY8C24193/493)	28
Electrical Specifications	-
(CY8C24093/293/393/693)	31
Absolute Maximum Ratings	
(CY8C24093/293/393/693)	31
Operating Temperature	
(CY8C24093/293/393/693)	31
DC Chip-Level Specifications	
(CY8C24093/293/393/693)	32
DC GPIO Specifications	02
(CY8C24093/293/393/693)	33
DC Analog Mux Bus Specifications	
(CY8C24093/293/393/693)	35
DC Low Power Comparator Specifications	00
(CY8C24093/293/393/693)	35
	00
Comparator Ligar Modulla Electrical Specifications	
Comparator User Module Electrical Specifications	36
(CY8C24093/293/393/693)	36
(CY8C24093/293/393/693) ADC Electrical Specifications	
(CY8C24093/293/393/693) ADC Electrical Specifications (CY8C24093/293/393/693)	
(CY8C24093/293/393/693) ADC Electrical Specifications (CY8C24093/293/393/693) DC POR and LVD Specifications	36
(CY8C24093/293/393/693) ADC Electrical Specifications (CY8C24093/293/393/693) DC POR and LVD Specifications (CY8C24093/293/393/693)	36
(CY8C24093/293/393/693) ADC Electrical Specifications (CY8C24093/293/393/693) DC POR and LVD Specifications (CY8C24093/293/393/693) DC Programming Specifications	36 37
(CY8C24093/293/393/693) ADC Electrical Specifications (CY8C24093/293/393/693) DC POR and LVD Specifications (CY8C24093/293/393/693) DC Programming Specifications (CY8C24093/293/393/693)	36 37
(CY8C24093/293/393/693) ADC Electrical Specifications (CY8C24093/293/393/693) DC POR and LVD Specifications (CY8C24093/293/393/693) DC Programming Specifications (CY8C24093/293/393/693) DC I2C Specifications	36 37 37
(CY8C24093/293/393/693) ADC Electrical Specifications (CY8C24093/293/393/693) DC POR and LVD Specifications (CY8C24093/293/393/693) DC Programming Specifications (CY8C24093/293/393/693) DC I2C Specifications (CY8C24093/293/393/693)	36 37 37
(CY8C24093/293/393/693) ADC Electrical Specifications (CY8C24093/293/393/693) DC POR and LVD Specifications (CY8C24093/293/393/693) DC Programming Specifications (CY8C24093/293/393/693) DC I2C Specifications (CY8C24093/293/393/693) DC Reference Buffer Specifications	36 37 37 38
(CY8C24093/293/393/693) ADC Electrical Specifications (CY8C24093/293/393/693) DC POR and LVD Specifications (CY8C24093/293/393/693) DC Programming Specifications (CY8C24093/293/393/693) DC I2C Specifications (CY8C24093/293/393/693) DC Reference Buffer Specifications (CY8C24093/293/393/693)	36 37 37 38
(CY8C24093/293/393/693) ADC Electrical Specifications (CY8C24093/293/393/693) DC POR and LVD Specifications (CY8C24093/293/393/693) DC Programming Specifications (CY8C24093/293/393/693) DC I2C Specifications (CY8C24093/293/393/693) DC Reference Buffer Specifications (CY8C24093/293/393/693) DC IDAC Specifications	36 37 37 38 38
(CY8C24093/293/393/693) ADC Electrical Specifications (CY8C24093/293/393/693) DC POR and LVD Specifications (CY8C24093/293/393/693) DC Programming Specifications (CY8C24093/293/393/693) DC I2C Specifications (CY8C24093/293/393/693) DC Reference Buffer Specifications (CY8C24093/293/393/693) DC IDAC Specifications (CY8C24093/293/393/693)	36 37 37 38 38
(CY8C24093/293/393/693) ADC Electrical Specifications (CY8C24093/293/393/693) DC POR and LVD Specifications (CY8C24093/293/393/693) DC Programming Specifications (CY8C24093/293/393/693) DC I2C Specifications (CY8C24093/293/393/693) DC Reference Buffer Specifications (CY8C24093/293/393/693) DC IDAC Specifications (CY8C24093/293/393/693) DC IDAC Specifications (CY8C24093/293/393/693) AC Chip-Level Specifications	36 37 37 38 38 38
(CY8C24093/293/393/693) ADC Electrical Specifications (CY8C24093/293/393/693) DC POR and LVD Specifications (CY8C24093/293/393/693) DC Programming Specifications (CY8C24093/293/393/693) DC I2C Specifications (CY8C24093/293/393/693) DC Reference Buffer Specifications (CY8C24093/293/393/693) DC IDAC Specifications (CY8C24093/293/393/693) AC Chip-Level Specifications (CY8C24093/293/393/693)	36 37 37 38 38 38
(CY8C24093/293/393/693) ADC Electrical Specifications (CY8C24093/293/393/693) DC POR and LVD Specifications (CY8C24093/293/393/693) DC Programming Specifications (CY8C24093/293/393/693) DC I2C Specifications (CY8C24093/293/393/693) DC Reference Buffer Specifications (CY8C24093/293/393/693) DC IDAC Specifications (CY8C24093/293/393/693) AC Chip-Level Specifications (CY8C24093/293/393/693) AC GPIO Specifications	36 37 37 38 38 38
(CY8C24093/293/393/693) ADC Electrical Specifications (CY8C24093/293/393/693) DC POR and LVD Specifications (CY8C24093/293/393/693) DC Programming Specifications (CY8C24093/293/393/693) DC I2C Specifications (CY8C24093/293/393/693) DC Reference Buffer Specifications (CY8C24093/293/393/693) DC IDAC Specifications (CY8C24093/293/393/693) AC Chip-Level Specifications (CY8C24093/293/393/693) AC GPIO Specifications (CY8C24093/293/393/693)	36 37 37 38 38 38
(CY8C24093/293/393/693) ADC Electrical Specifications (CY8C24093/293/393/693) DC POR and LVD Specifications (CY8C24093/293/393/693) DC Programming Specifications (CY8C24093/293/393/693) DC I2C Specifications (CY8C24093/293/393/693) DC Reference Buffer Specifications (CY8C24093/293/393/693) DC IDAC Specifications (CY8C24093/293/393/693) AC Chip-Level Specifications (CY8C24093/293/393/693) AC GPIO Specifications (CY8C24093/293/393/693) AC Comparator Specifications	36 37 38 38 38 39 40
(CY8C24093/293/393/693) ADC Electrical Specifications (CY8C24093/293/393/693) DC POR and LVD Specifications (CY8C24093/293/393/693) DC Programming Specifications (CY8C24093/293/393/693) DC I2C Specifications (CY8C24093/293/393/693) DC Reference Buffer Specifications (CY8C24093/293/393/693) DC IDAC Specifications (CY8C24093/293/393/693) AC Chip-Level Specifications (CY8C24093/293/393/693) AC GPIO Specifications (CY8C24093/293/393/693) AC Comparator Specifications (CY8C24093/293/393/693)	36 37 38 38 38 39 40
 (CY8C24093/293/393/693) ADC Electrical Specifications (CY8C24093/293/393/693) DC POR and LVD Specifications (CY8C24093/293/393/693) DC Programming Specifications (CY8C24093/293/393/693) DC I2C Specifications (CY8C24093/293/393/693) DC Reference Buffer Specifications (CY8C24093/293/393/693) DC IDAC Specifications (CY8C24093/293/393/693) AC Chip-Level Specifications (CY8C24093/293/393/693) AC GPIO Specifications (CY8C24093/293/393/693) AC Comparator Specifications (CY8C24093/293/393/693) AC External Clock Specifications 	36 37 38 38 38 38 39 40 41
(CY8C24093/293/393/693) ADC Electrical Specifications (CY8C24093/293/393/693) DC POR and LVD Specifications (CY8C24093/293/393/693) DC Programming Specifications (CY8C24093/293/393/693) DC I2C Specifications (CY8C24093/293/393/693) DC Reference Buffer Specifications (CY8C24093/293/393/693) DC IDAC Specifications (CY8C24093/293/393/693) AC Chip-Level Specifications (CY8C24093/293/393/693) AC GPIO Specifications (CY8C24093/293/393/693) AC Comparator Specifications (CY8C24093/293/393/693) AC External Clock Specifications (CY8C24093/293/393/693)	36 37 38 38 38 38 39 40 41
 (CY8C24093/293/393/693) ADC Electrical Specifications (CY8C24093/293/393/693) DC POR and LVD Specifications (CY8C24093/293/393/693) DC Programming Specifications (CY8C24093/293/393/693) DC I2C Specifications (CY8C24093/293/393/693) DC Reference Buffer Specifications (CY8C24093/293/393/693) DC IDAC Specifications (CY8C24093/293/393/693) AC Chip-Level Specifications (CY8C24093/293/393/693) AC GPIO Specifications (CY8C24093/293/393/693) AC Comparator Specifications (CY8C24093/293/393/693) AC External Clock Specifications (CY8C24093/293/393/693) AC External Clock Specifications (CY8C24093/293/393/693) AC Programming Specifications 	36 37 37 38 38 38 39 40 41 41
 (CY8C24093/293/393/693) ADC Electrical Specifications (CY8C24093/293/393/693) DC POR and LVD Specifications (CY8C24093/293/393/693) DC Programming Specifications (CY8C24093/293/393/693) DC I2C Specifications (CY8C24093/293/393/693) DC Reference Buffer Specifications (CY8C24093/293/393/693) DC IDAC Specifications (CY8C24093/293/393/693) AC Chip-Level Specifications (CY8C24093/293/393/693) AC GPIO Specifications (CY8C24093/293/393/693) AC Comparator Specifications (CY8C24093/293/393/693) AC External Clock Specifications (CY8C24093/293/393/693) AC External Clock Specifications (CY8C24093/293/393/693) AC Programming Specifications (CY8C24093/293/393/693) 	36 37 37 38 38 38 39 40 41 41
 (CY8C24093/293/393/693) ADC Electrical Specifications (CY8C24093/293/393/693) DC POR and LVD Specifications (CY8C24093/293/393/693) DC Programming Specifications (CY8C24093/293/393/693) DC I2C Specifications (CY8C24093/293/393/693) DC Reference Buffer Specifications (CY8C24093/293/393/693) DC IDAC Specifications (CY8C24093/293/393/693) AC Chip-Level Specifications (CY8C24093/293/393/693) AC GPIO Specifications (CY8C24093/293/393/693) AC Comparator Specifications (CY8C24093/293/393/693) AC External Clock Specifications (CY8C24093/293/393/693) AC External Clock Specifications (CY8C24093/293/393/693) AC Programming Specifications 	36 37 38 38 38 38 39 40 41 41



Designing with PSoC Designer

The development process for the PSoC device differs from that of a traditional fixed-function microprocessor. The configurable analog and digital hardware blocks give the PSoC architecture a unique flexibility that pays dividends in managing specification change during development and lowering inventory costs. These configurable resources, called PSoC blocks, have the ability to implement a wide variety of user-selectable functions. The PSoC development process is:

- 10.Select user modules.
- 11.Configure user modules.
- 12.Organize and connect.
- 13.Generate, verify, and debug.

Select User Modules

PSoC Designer provides a library of prebuilt, pretested hardware peripheral components called "user modules". User modules make selecting and implementing peripheral devices, both analog and digital, simple.

Configure User Modules

Each user module that you select establishes the basic register settings that implement the selected function. They also provide parameters and properties that allow you to tailor their precise configuration to your particular application. For example, a PWM User Module configures one or more digital PSoC blocks, one for each eight bits of resolution. Using these parameters, you can establish the pulse width and duty cycle. Configure the parameters and properties to correspond to your chosen application. Enter values directly or by selecting values from drop-down menus. All of the user modules are documented in datasheets that may be viewed directly in PSoC Designer or on the Cypress website. These user module datasheets explain the internal operation of the user module and provide performance specifications. Each datasheet describes the use of each user module parameter, and other information that you may need to successfully implement your design.

Organize and Connect

Build signal chains at the chip level by interconnecting user modules to each other and the I/O pins. Perform the selection, configuration, and routing so that you have complete control over all on-chip resources.

Generate, Verify, and Debug

When you are ready to test the hardware configuration or move on to developing code for the project, perform the "Generate Configuration Files" step. This causes PSoC Designer to generate source code that automatically configures the device to your specification and provides the software for the system. The generated code provides APIs with high-level functions to control and respond to hardware events at run time, and interrupt service routines that you can adapt as needed.

A complete code development environment lets you to develop and customize your applications in C, assembly language, or both.

The last step in the development process takes place inside PSoC Designer's Debugger (accessed by clicking the Connect icon). PSoC Designer downloads the HEX image to the ICE where it runs at full-speed. PSoC Designer debugging capabilities rival those of systems costing many times more. In addition to traditional single-step, run-to-breakpoint, and watch-variable features, the debug interface provides a large trace buffer. It lets you to define complex breakpoint events that include monitoring address and data bus values, memory locations, and external signals.




32-pin QFN (28 GPIOs) [10]

Table 4. Pin Definitions – CY8C24293 ^[11]

Pin No.	Digital	Analog	Name	Description
1	IOH	1	P0[1]	
2	I/O	I	P2[5]	Crystal output (XOut)
3	I/O	I	P2[3]	Crystal input (XIn)
4	I/O	I	P2[1]	
5	I/O	I	P4[3]	
6	I/O	I	P3[3]	
7	I/O	I	P3[1]	
8	IOHR	I	P1[7]	I ² C SCL, SPI SS
9	IOHR	I	P1[5]	I ² C SDA, SPI MISO
10	IOHR	1	P1[3]	SPI CLK.
11	IOHR	I	P1[1]	ISSP CLK ^[12] , I ² C SCL, SPI MOSI.
12	Power		V _{SS}	Ground connection
13	IOHR	l	P1[0]	ISSP DATA ^[12] , I ² C SDA, SPI CLK ^[13]
14	IOHR	1	P1[2]	
15	IOHR	I	P1[4]	Optional external clock input (EXTCLK)
16	IOHR	I	P1[6]	
17	Input	1	XRES	Active high external reset with internal pull-down
18	I/O	I	P3[0]	
19	I/O	I	P3[2]	
20	I/O	I	P4[0]	
21	I/O	I	P4[2]	
22	I/O	I	P2[0]	
23	I/O	I	P2[2]	
24	I/O	I	P2[4]	
25	IOH	I	P0[0]	
26	IOH	I	P0[2]	
27	IOH	I	P0[4]	
28	IOH	I	P0[6]	
29	Power		V _{DD}	
30	IOH	I	P0[7]	
31	IOH	I	P0[3]	
32	Power	•	V _{SS}	Ground connection
СР	Power		V _{SS}	Center pad must be connected to ground

Figure 4. CY8C24293 Device



LEGEND A = Analog, I = Input, O = Output, OH = 5 mA High Output Drive, R = Regulated Output.

Notes 10.28 GPIOs.

 The center pad (CP) on the QFN package must be connected to ground (V_{SS}) for best mechanical, thermal, and electrical performance. If not connected to ground, it must be electrically floated and not connected to any other signal.
 On power-up, the SDA(P1[0]) drives a strong high for 256 sleep clock cycles and drives resistive low for the next 256 sleep clock cycles. The SCL(P1[1]) line drives resistive low for 512 sleep clock cycles and both the pins transition to high impedance state. On reset, after XRES de-asserts, the SDA and the SCL lines drive resistive low for 8 sleep clock cycles and transition to high impedance state. Hence, during power-up or reset event, P1[1] and P1[0] may disturb the I2C bus. Use alternate pins if you encounter issues. 13. Alternate SPI clock.



48-pin QFN (34 GPIOs) [14]

Table 5. Pin Definitions – CY8C24393, CY8C24693 ^[15, 16]

Pin No.	Digital	Analog	Name	Description		Fig	ure 5. C	Y8C243	93, CY8C24693 Device
1			NC	No connection], Al	ুর ^হ ররর ন নানানা
2	I/O	I	P2[7]					PO[1 VSS PO[3	NC NC NC NC NC PO[6], PO[6],
3	I/O	I	P2[5]	Crystal output (XOut)			NC		4 4 4 4 4 4 8 8 8 8 36 NC
4	I/O	I	P2[3]	Crystal input (XIn)			AI ,P2[7]		33 ⊡ P2[4], AI
5	I/O	I	P2[1]				, XOut,P2[5]		34 = P2[2], AI
6	I/O	1	P4[3]			P	XI , XIn ,P2[3], AI ,P2[1]		³³ ≡ P2[0], Åi ³² ≡ P4[2], Al
7	I/O	I	P4[1]				AI ,P4[3]	6	QFN 31= P4[0], AI
8	I/O	I	P3[7]				AI ,P4[1] AI ,P3[7]	7	(Top View) 30= P3[6], AI 29= P3[4], AI
9	I/O	I	P3[5]				AI,P3[5]	9	28 = P3[2], AI
10	I/O	I	P3[3]				AI,P3[3] AI P3[1]	■ 10 ■ 11	27 ≕ P3[0],ÁI 26 ≕ XRES
11	I/O	I	P3[1]			AI,I2 C SCL,	SPI SS,P1[7]	∎ 12 ^{°°} 1 ⁷ 1 [°]	P1[6],AI ■ ² 5 7 3 7 3 7 1 9
12	IOHR	1	P1[7]	I ² C SCL, SPI SS			(
13	IOHR	I	P1[5]	I ² C SDA, SPI MISO				11, P1	
14			NC	No connection				12 C SDA SPIMIS O, A I, P1[5] NC	AI ISSP CLK, I2C SCL, SR MOSI, PI[1] AI, ISSP DAT AI, I2C SDA, SPI CLK, PI[0] AI, ISSP DAT AI, I2C SDA, SPI CLK, PI[0] AI, EXTCLK, PI[4]
15			NC	No connection				MIN	AI, E AI, E
16	IOHR	I	P1[3]	SPI CLK				S Y G	2C SC
17	IOHR	I	P1[1]	ISSP CLK ^[17] , I ² C SCL, SPI MOSI				12 C S	ЧТ.И., I.
18	Power		V _{SS}	Ground connection					SP D
19			NC	No connection					AI, IS
20			NC	No connection					
21	Power		V _{DD}	Supply voltage	Pin No.	Digital	Analog	Name	Description
22	IOHR	I	P1[0]	ISSP DATA ^[17] , I ² C SDA, SPI CLK ^[18]	36			NC	No connection
23	IOHR	I	P1[2]		37	IOH	I	P0[0]	
24	IOHR	I	P1[4]	Optional external clock input (EXTCLK)	38	IOH	I	P0[2]	
25	IOHR	I	P1[6]		39	IOH	1	P0[4]	
26	Input		XRES	Active high external reset with internal pull-down	40	IOH	I	P0[6]	
27	I/O	1	P3[0]		41	Power	•	V _{DD}	Supply voltage
28	I/O	1	P3[2]		42			NC	No connection
29	I/O	1	P3[4]		43			NC	No connection
30	I/O	I	P3[6]		44	IOH	1	P0[7]	
31	I/O	I	P4[0]		45			NC	No connection
32	I/O	I	P4[2]		46	IOH	I	P0[3]	
33	I/O	I	P2[0]		47	Power	•	V _{SS}	Ground connection
34	I/O	I	P2[2]		48	IOH	I	P0[1]	
04			P2[4]		CP			V _{SS}	Center pad must be connected to

Notes

14.38 GPIOs.

14. 38 GPIOS.
15. This part is available in limited quantities for In-Circuit Debugging during prototype development. It is not available in production volumes.
16. The center pad (CP) on the QFN package must be connected to ground (V_{SS}) for best mechanical, thermal, and electrical performance. If not connected to ground, it must be electrically floated and not connected to any other signal.
17. On Power-up, the SDA(P1[0]) drives a strong high for 256 sleep clock cycles and drives resistive low for the next 256 sleep clock cycles. The SCL(P1[1]) line drives resistive low for 512 sleep clock cycles and both the pins transition to high impedance state. On reset, after XRES de- asserts, the SDA and the SCL lines drive resistive low for 8 sleep clock cycles and transition to high impedance state. In both cases, a pull-up resistance on these lines combines with the pull-down resistance (5.6K ohm) and form a potential divider. Hence, during power-up or reset event, P1[1] and P1[0] may disturb the I2C bus. Use alternate pins if you encounter issues.

18. Alternate SPI clock.




48-pin QFN (36 GPIOs (With USB)) ^[19]

Table 6. Pin Definitions – CY8C24493 ^[20, 21]

Pin No.	Digital	Analog	Name	Description			
1		1	NC	No connection			
2	I/O	I	P2[7]				
3	I/O	I	P2[5]	Crystal output (XOut)			
4	I/O	I	P2[3]	Crystal input (XIn)			
5	I/O	I	P2[1]				
6	I/O	I	P4[3]				AI A
7	I/O	I	P4[1]				,
8	I/O	I	P3[7]				
9	I/O	I	P3[5]				
10	I/O	I	P3[3]				
11	I/O	I	P3[1]				
12	IOHR	I	P1[7]	I ² C SCL, SPI SS		AI, I2 C	
13	IOHR	I	P1[5]	I ² C SDA, SPI MISO		AI,12 C	30L, 3
14			NC	No connection			
15			NC	No connection			
16	IOHR	I	P1[3]	SPI CLK			
17	IOHR	I	P1[1]	ISSP CLK ^[20] , I ² C SCL, SPI MOSI			
18	Po	wer	V _{SS}	Ground connection			
19	I/O		D+	USB D+			
20	I/O		D-	USB D-			
21	Po	wer	V _{DD}	Supply voltage			
22	IOHR	I	P1[0]	ISSP DATA ^[20] , I ² C SDA, SPI CLK ^[22]			
23	IOHR	I	P1[2]				
24	IOHR	I	P1[4]	Optional external clock input (EXTCLK)			
25	IOHR	I	P1[6]				
26	In	put	XRES	Active high external reset with internal pull-down			
27	I/O	I	P3[0]				
28	I/O	I	P3[2]				
29	I/O	I	P3[4]		Pin No.	Digital	Ana
30	I/O	Ι	P3[6]		40	IOH	I
31	I/O	Ι	P4[0]		41	Po	ower
32	I/O	Ι	P4[2]		42		
33	I/O	I	P2[0]		43		
34	I/O	I	P2[2]		44	IOH	Ι
35	I/O	I	P2[4]		45	IOH	Ι
36	I/O	Ι	P2[6]		46	IOH	I
37	IOH	I	P0[0]		47	Po	ower
38	IOH	I	P0[2]		48	IOH	I
39	IOH		P0[4]		CP	D .	ower

Figure 6. CY8C24493



P0[1] V_{SS}

LEGEND A = Analog, I = Input, O = Output, NC = No Connection H = 5 mA High Output Drive, R = Regulated Output.

Notes

19.36 GPIOs.

20. On Power-up, the SDA(P1[0]) drives a strong high for 256 sleep clock cycles and drives resistive low for the next 256 sleep clock cycles. The SCL(P1[1]) line drives resistive low for 512 sleep clock cycles and both the pins transition to High impedance state. On reset, after XRES de- asserts, the SDA and the SCL lines drive resistive low for 8 sleep clock cycles and transition to high impedance state. In both cases, a pull-up resistance on these lines combines with the pull-down resistance (5.6K ohm) and form a potential divider. Hence, during power-up or reset event, P1[1] and P1[0] may disturb the I2C bus. Use alternate pins if you encounter issues.

21. The center pad (CP) on the QFN package must be connected to ground (V_{SS}) for best mechanical, thermal, and electrical performance. If not connected to ground, it must be electrically floated and not connected to any other signal. 22. Alternate SPI clock.

Center pad must be connected to ground



Electrical Specifications (CY8C24193/493)

This section presents the DC and AC electrical specifications of the CY8C24193/493 PSoC devices. For the latest electrical specifications, confirm that you have the most recent datasheet by visiting the web at http://www.cypress.com/psoc.




Figure 8. Voltage versus CPU Frequency

Absolute Maximum Ratings (CY8C24193/493)

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested.

Table 8. Absolute Maximum Ratings

Symbol	Description	Conditions	Min	Тур	Max	Units
T _{STG}	Storage temperature	Higher storage temperatures reduce data retention time. Recommended Storage Temperature is +25 °C ± 25 °C. Extended duration storage temperatures above 85 °C degrades reliability.		+25	+125	°C
V _{DD}	Supply voltage relative to V _{SS}	_	-0.5	-	+6.0	V
V _{IO}	DC input voltage	-	$V_{\rm SS} - 0.5$	-	V _{DD} + 0.5	V
V _{IOZ}	DC voltage applied to tristate	-	$V_{SS} - 0.5$	-	V _{DD} + 0.5	V
I _{MIO}	Maximum current into any port pin	_	-25	-	+50	mA
ESD	Electro static discharge voltage	Human body model ESD	2000	_	-	V
LU	Latch up current	In accordance with JESD78 standard	-	-	200	mA

Operating Temperature (CY8C24193/493)

Table 9. Operating Temperature

Symbol	Description	Conditions	Min	Тур	Max	Units
T _A	Ambient temperature	-	-40	-	+85	°C
Т _С	Commercial temperature range	-	0		70	°C
TJ	Operational die temperature	The temperature rise from ambient to junction is package specific. See the Thermal Impedances on page 49. The user must limit the power consumption to comply with this requirement.	-40	_	+100	°C



DC Chip-Level Specifications (CY8C24193/493)

The following table lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 10. DC Chip-Level Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
V _{DD} ^[29, 43]	Supply voltage	See table DC POR and LVD Specifications (CY8C24093/293/393/693) on page 37	1.71	-	5.50	V
I _{DD24}	Supply current, IMO = 24 MHz	Conditions are V _{DD} \leq 3.0 V, T _A = 25 °C, CPU = 24 MHz.	-	2.88	4.00	mA
I _{DD12}	Supply current, IMO = 12 MHz	Conditions are V _{DD} \leq 3.0 V, T _A = 25 °C, CPU = 12 MHz.	-	1.71	2.60	mA
I _{DD6}	Supply current, IMO = 6 MHz	Conditions are V _{DD} \leq 3.0 V, T _A = 25 °C, CPU = 6 MHz.	-	1.16	1.80	mA
I _{SB0}	Deep sleep current	$V_{DD}\!\leq\!3.0$ V, T_{A} = 25 °C, I/O regulator turned off	_	0.10	1.1	μΑ
I _{SB1}	Standby current with POR, LVD and sleep timer	$V_{DD}\!\le\!3.0$ V, T_A = 25 °C, I/O regulator turned off	-	1.07	1.50	μΑ
I _{SBI2C}	Standby current with I ² C enabled	Conditions are V _{DD} = 3.3 V, T _A = 25 °C and CPU = 24 MHz	-	1.64	_	μΑ

Notes

Notes
29. When V_{DD} remains in the range from 1.71 V to 1.9 V for more than 50 µs, the slew rate when moving from the 1.71 V to 1.9 V range to greater than 2 V must be slower than 1 V/500 µs to avoid triggering POR. The only other restriction on slew rates for any other voltage range or transition is the SR_{POWER_UP} parameter.
30. If powering down in standby sleep mode, to properly detect and recover from a V_{DD} brown out condition any of the following actions must be taken:

a. Bring the device out of sleep before powering down.
b. Assure that V_{DD} falls below 100 mV before powering back up.
c. Set the No Buzz bit in the OSC_CR0 register to keep the voltage monitoring circuit powered during sleep.
d. Increase the buzz rate to assure that the falling edge of V_{DD} is captured. The rate is configured through the PSSDC bits in the SLP_CFG register. For the referenced registers, refer to the Technical Reference Manual. In deep sleep/standby sleep mode, additional low power voltage monitoring circuitry allows V_{DD} brown out conditions to be detected and resets the device when V_{DD} goes lower than 1.1 V at edge rates slower than 1 V/ms.



ADC Electrical Specifications (CY8C24193/493)

Table 18. ADC User Module Electrical Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
Input	•		•			
V _{IN}	Input voltage range		0	-	VREFADC	V
C _{IIN}	Input capacitance	-	-	-	5	pF
R _{IN}	Input resistance	Equivalent switched cap input resistance for 8-, 9-, or 10-bit resolution	1/(500fF × data clock)	1/(400fF × data clock)	1/(300fF × data clock)	Ω
Reference	•		•			
V _{REFADC}	ADC reference voltage	-	1.14	_	1.26	V
Conversion Rate	• •				•	
F _{CLK}	Data clock	Source is chip's internal main oscillator. See AC Chip-Level Specifications on page 25 for accuracy	2.25	-	6	MHz
S8	8-bit sample rate	Data clock set to 6 MHz. sample rate = 0.001/ (2^Resolution/Data Clock)	-	23.43	_	ksps
S10	10-bit sample rate	Data clock set to 6 MHz. sample rate = 0.001/ (2^resolution/data clock)	-	5.85	_	ksps
DC Accuracy						
RES	Resolution	Can be set to 8, 9, or 10 bit	8	-	10	bits
DNL	Differential nonlinearity	-	-1	_	+2	LSB
INL	Integral nonlinearity	-	-2	-	+2	LSB
E _{OFFSET}	Offset error	8-bit resolution	0	3.20	19.20	LSB
		10-bit resolution	0	12.80	76.80	LSB
E _{GAIN}	Gain error	For any resolution	-5	-	+5	%FSR
Power						
I _{ADC}	Operating current	-	-	2.10	2.60	mA
PSRR	Power supply rejection ratio	PSRR (V _{DD} > 3.0 V)	-	24	-	dB
		PSRR (V _{DD} < 3.0 V)	-	30	-	dB



Comparator User Module Electrical Specifications (CY8C24093/293/393/693)

The following table lists the guaranteed maximum and minimum specifications. Unless stated otherwise, the specifications are for the entire device voltage and temperature operating range: –40 °C \leq T_A \leq 85 °C, 1.71 V \leq V_{DD} \leq 5.5 V.

Table 42. Comparator User Module Electrical Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
t _{COMP}	Comparator response time	50 mV overdrive	-	70	100	ns
Offset		Valid from 0.2 V to V _{DD} – 0.2 V	-	2.5	30	mV
Current		Average DC current, 50 mV overdrive	-	20	80	μA
PSRR	Supply voltage > 2 V	Power supply rejection ratio	-	80	-	dB
FORK	Supply voltage < 2 V	Power supply rejection ratio	-	40	-	dB
Input range		-	0		1.5	V

ADC Electrical Specifications (CY8C24093/293/393/693)

Table 43. ADC User Module Electrical Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
Input						
V _{IN}	Input voltage range	-	0	_	VREFADC	V
C _{IIN}	Input capacitance	-	-	-	5	pF
R _{IN}	Input resistance	Equivalent switched cap input resistance for 8-, 9-, or 10-bit resolution	1/(500fF × data clock)	1/(400fF × data clock)	1/(300fF × data clock)	Ω
Reference						
V _{REFADC}	ADC reference voltage	-	1.14	-	1.26	V
Conversion F	Rate		•			
F _{CLK}	Data clock	Source is chip's internal main oscillator. See AC Chip-Level Specifications for accuracy	2.25	_	6	MHz
S8	8-bit sample rate	Data clock set to 6 MHz. sample rate = 0.001/ (2 ^A Resolution/Data Clock)	-	23.43	_	ksps
S10	10-bit sample rate	Data clock set to 6 MHz. sample rate = 0.001/ (2 ^{resolution} /data clock)	_	5.85	_	ksps
DC Accuracy	/					1
RES	Resolution	Can be set to 8-, 9-, or 10-bit	8	-	10	bits
DNL	Differential nonlinearity	-	-1	_	+2	LSB
INL	Integral nonlinearity	-	-2	-	+2	LSB
E _{OFFSET}	Offset error	8-bit resolution	0	3.20	19.20	LSB
		10-bit resolution	0	12.80	76.80	LSB
E _{GAIN}	Gain error	For any resolution	-5	-	+5	%FSR
Power	•	· ·		•	•	
I _{ADC}	Operating current	-	-	2.10	2.60	mA
PSRR	Power supply rejection ratio	PSRR (V _{DD} > 3.0 V)	-	24	-	dB
		PSRR (V _{DD} < 3.0 V)	-	30	-	dB



AC Chip-Level Specifications (CY8C24093/293/393/693)

The following table lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges. Table 49. AC Chip-Level Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
F _{IMO24}	IMO frequency at 24 MHz Setting	_	22.8	24	25.2	MHz
F _{IMO12}	IMO frequency at 12 MHz setting	_	11.4	12	12.6	MHz
F _{IMO6}	IMO frequency at 6 MHz setting	_	5.7	6.0	6.3	MHz
F _{CPU}	CPU frequency	_	0.75	_	25.20	MHz
F _{32K1}	ILO frequency	-	15	32	50	kHz
F _{32K_U}	ILO untrimmed frequency	-	13	32	82	kHz
DCIMO	Duty cycle of IMO	-	40	50	60	%
DC _{ILO}	ILO duty cycle	_	40	50	60	%
SR _{POWER_UP}	Power supply slew rate	V _{DD} slew rate during power-up	-	_	250	V/ms
t _{XRST}	External reset pulse width at power-up	After supply voltage is valid	1	_	-	ms
t _{XRST2}	External reset pulse width after power-up ^[50]	Applies after part has booted	10	-	-	μS
t _{OS}	Startup time of ECO	-	-	1	-	s
t _{JIT_IMO} ^[51]	N=32	6 MHz IMO cycle-to-cycle jitter (RMS)	-	0.7	6.7	ns
		6 MHz IMO long term N (N = 32) cycle-to-cycle jitter (RMS)	-	4.3	29.3	ns
		6 MHz IMO period jitter (RMS)	-	0.7	3.3	ns
		12 MHz IMO cycle-to-cycle jitter (RMS)	-	0.5	5.2	ns
		12 MHz IMO long term N (N = 32) cycle-to-cycle jitter (RMS)	-	2.3	5.6	ns
		12 MHz IMO period jitter (RMS)	_	0.4	2.6	ns
		24 MHz IMO cycle-to-cycle jitter (RMS)	_	1.0	8.7	ns
		24 MHz IMO long term N (N = 32) cycle-to-cycle jitter (RMS)	-	1.4	6.0	ns
		24 MHz IMO period jitter (RMS)	-	0.6	4.0	ns

Notes 50. The minimum required XRES pulse length is longer when programming the device (see Table 55 on page 42). 51. Refer to Cypress Jitter Specifications application note, Understanding Datasheet Jitter Specifications for Cypress Timing Products for more information.




AC GPIO Specifications (CY8C24093/293/393/693)

The following table lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges. **Table 50. AC GPIO Specifications**


Symbol	Description	Conditions	Min	Тур	Max	Units
F _{GPIO}	GPIO operating frequency	Normal strong mode Port 0, 1	0	-	6 MHz for	MHz
			0	-	1.71 V <v<sub>DD < 2.40 V 12 MHz for 2.40 V < V_{DD}< 5.50 V</v<sub>	MHz
t _{RISE23}	Rise time, strong mode, Cload = 50 pF Port 2 or 3 or 4 pins	V _{DD} = 3.0 to 3.6 V, 10% to 90%	15	-	80	ns
t _{RISE23L}	Rise time, strong mode low supply, Cload = 50 pF, Port 2 or 3 or 4 pins	V _{DD} = 1.71 to 3.0 V, 10% to 90%	15	Ι	80	ns
t _{RISE01}	Rise time, strong mode, Cload = 50 pF Ports 0 or 1	V _{DD} = 3.0 to 3.6 V, 10% to 90% LDO enabled or disabled	10	-	50	ns
t _{RISE01L}	Rise time, strong mode low supply, Cload = 50 pF, Ports 0 or 1	V _{DD} = 1.71 to 3.0 V, 10% to 90% LDO enabled or disabled	10	-	80	ns
t _{FALL}	Fall time, strong mode, Cload = 50 pF all ports	V _{DD} = 3.0 to 3.6 V, 10% to 90%	10	_	50	ns
t _{FALLL}	Fall time, strong mode low supply, Cload = 50 pF, all ports	V _{DD} = 1.71 to 3.0 V, 10% to 90%	10	l	70	ns

Figure 17. GPIO Timing Diagram





AC Programming Specifications (CY8C24093/293/393/693)



The following table lists the guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 55. AC Programming Specifications


Symbol	Description	Conditions	Min	Тур	Max	Units
t _{RSCLK}	Rise time of SCLK	-	1	_	20	ns
t _{FSCLK}	Fall time of SCLK	-	1	_	20	ns
t _{SSCLK}	Data setup time to falling edge of SCLK	-	40	_	-	ns
t _{HSCLK}	Data hold time from falling edge of SCLK	-	40	_	-	ns
F _{SCLK}	Frequency of SCLK	-	0	_	8	MHz
t _{ERASEB}	Flash erase time (block)	-	_	_	18	ms
t _{WRITE}	Flash block write time	-	_	_	25	ms
t _{DSCLK}	Data out delay from falling edge of SCLK	3.6 < V _{DD}	_	_	60	ns
t _{DSCLK3}	Data out delay from falling edge of SCLK	$3.0 \le V_{DD} \le 3.6$	_	_	85	ns
t _{DSCLK2}	Data out delay from falling edge of SCLK	$1.71 \le V_{DD} \le 3.0$	_	_	130	ns
t _{XRST3}	External reset pulse width after power-up	Required to enter programming mode when coming out of sleep	300	-	-	μs
t _{XRES}	XRES pulse length	-	300	_	-	μS
t _{VDDWAIT}	V _{DD} stable to wait-and-poll hold off	-	0.1	_	1	ms
t _{VDDXRES}	V _{DD} stable to XRES assertion delay	-	14.27	_	-	ms
t _{POLL}	SDATA high pulse time	-	0.01	_	200	ms
t _{ACQ}	"Key window" time after a V _{DD} ramp acquire event, based on 256 ILO clocks.	-	3.20	-	19.60	ms
t _{XRESINI}	"Key window" time after an XRES event, based on 8 ILO clocks	-	98	-	615	μs




Table 58. SPI Slave AC Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
F _{SCLK}	SCLK clock frequency	-	-	_	4	MHz
t _{LOW}	SCLK low time	-	42	-	-	ns
t _{HIGH}	SCLK high time	-	42	_	-	ns
t _{SETUP}	MOSI to SCLK setup time	-	30	_	-	ns
t _{HOLD}	SCLK to MOSI hold time	-	50	-	-	ns
t _{SS MISO}	SS high to MISO valid	-	-	-	153	ns
t _{SCLK} MISO	SCLK to MISO valid	-	-	_	125	ns
t _{SS_HIGH}	SS high time	-	50	-	-	ns
t _{SS_CLK}	Time from SS low to first SCLK	-	2/SCLK	-	-	ns
t _{CLK_SS}	Time from last SCLK to SS high	-	2/SCLK	-	-	ns














Ordering Information

The following table lists the CY8C24X93 PSoC devices' key package features and ordering codes.

Table 62. PSoC Device Key Features and Ordering Information

Package	Ordering Code	Flash (Bytes)	SRAM (Bytes)	Digital I/O Pins	Analog Inputs ^[56]	XRES Pin	USB	ADC	Supported by OCD
16-pin QFN (3 × 3 × 0.6 mm)	CY8C24093-24LKXI	8 K	1 K	13	13	Yes	No	Yes	No
32-pin QFN (5 × 5 × 0.6 mm)	CY8C24193-24LQXI	8 K	1 K	28	28	Yes	No	Yes	Yes
32-pin QFN (5 × 5 × 0.6 mm)	CY8C24293-24LQXI	16 K	2 K	28	28	Yes	No	Yes	No
48-pin QFN (6 × 6 × 0.6 mm)	CY8C24393-24LQXI	16 K	2 K	34	34	Yes	No	Yes	No
48-pin QFN (7 × 7 × 1.0 mm)	CY8C24493-24LTXI	32 K	2 K	36	36	Yes	Yes	Yes	Yes
48-pin QFN (6 × 6 × 0.6 mm)	CY8C24693-24LQXI	32 K	2 K	34	34	Yes	No	Yes	No
48-pin QFN (OCD) (7 × 7 × 1.0 mm)	CY8C240093-24LTXI	32 K	2 K	36	36	Yes	Yes	Yes	-

Ordering Code Definitions





Document Conventions

Units of Measure

Table 64. Units of Measure

Symbol	Unit of Measure
°C	degree Celsius
dB	decibel
fF	femtofarad
g	gram
Hz	hertz
KB	1024 bytes
Kbit	1024 bits
KHz	kilohertz
Ksps	kilo samples per second
kΩ	kilohm
MHz	megahertz
MΩ	megaohm
μA	microampere
μF	microfarad
μН	microhenry
μS	microsecond
μW	microwatt
mA	milliampere
ms	millisecond
mV	millivolt
nA	nanoampere
nF	nanofarad
ns	nanosecond
nV	nanovolt
W	ohm
pА	picoampere
pF	picofarad
рр	peak-to-peak
ppm	parts per million
ps	picosecond
sps	samples per second
S	sigma: one standard deviation
V	volt
W	watt

Reference Documents

- Technical reference manual for CY8C24x93 devices
- In-system Serial Programming (ISSP) protocol for CY8C24x93 (AN2026C)
- Host Sourced Serial Programming for CY8C24x93 devices (AN59389)

Numeric Naming

Hexadecimal numbers are represented with all letters in uppercase with an appended lowercase 'h' (for example, '14h' or '3Ah'). Hexadecimal numbers may also be represented by a '0x' prefix, the C coding convention. Binary numbers have an appended lowercase 'b' (for example, 01010100b' or '01000011b'). Numbers not indicated by an 'h', 'b', or 0x are decimal.



Glossary

Crosspoint connection	Connection between any GPIO combination via analog multiplexer bus.
Differential non-linearity	Ideally, any two adjacent digital codes correspond to output analog voltages that are exactly one LSB apart. Differential non-linearity is a measure of the worst case deviation from the ideal 1 LSB step.
Hold time	Hold time is the time following a clock event during which the data input to a latch or flip-flop must remain stable in order to guarantee that the latched data is correct.
l ² C	It is a serial multi-master bus used to connect low speed peripherals to MCU.
Integral nonlinearity	It is a term describing the maximum deviation between the ideal output of a DAC/ADC and the actual output level.
Latch-up current	Current at which the latch-up test is conducted according to JESD78 standard (at 125 degree Celsius)
Power supply rejection ratio (PSRR)	The PSRR is defined as the ratio of the change in supply voltage to the corresponding change in output voltage of the device.
Setup time	Period required to prepare a device, machine, process, or system for it to be ready to function.
SPI	Serial peripheral interface is a synchronous serial data link standard.



2. Missed GPIO Interrupt

Problem Definition

When in sleep mode, if a GPIO interrupt happens simultaneously with a Timer0 or Sleep Timer interrupt, the GPIO interrupt may be missed, and the corresponding GPIO ISR not run.

Parameters Affected

No datasheet parameters are affected.

Trigger Condition(S)

Triggered by enabling sleep mode, then having GPIO interrupt occur simultaneously with a Timer 0 or Sleep Timer interrupt.

Scope of Impact

The GPIO interrupt service routine will not be run.

Workaround

The system should be architected such that a missed GPIO interrupt may be detected. For example, if a GPIO is used to wake the system to perform some function, the system should detect if the function is not performed, and re-issue the GPIO interrupt.

Alternatively, if a GPIO interrupt is required to wake the system, then firmware should disable the Sleep Timer and Timer0.

Alternatively, the ISR's for Sleep Timer and Timer0 should manually check the state of the GPIO to determine if the host system has attempted to generate a GPIO interrupt.

Fix Status

Will not be fixed

Changes

None

3. Missed Interrupt During Transition to Sleep

Problem Definition

If an interrupt is posted a short time (within 2.5 CPU cycles) before firmware commands the device to sleep, the interrupt will be missed.

Parameters Affected

No datasheet parameters are affected.

Trigger Condition(S)

Triggered by enabling sleep mode just prior to an interrupt.

Scope of Impact

The relevant interrupt service routine will not be run.

Workaround

None.

■ Fix Status

Will not be fixed

Changes

None



4. Wakeup from sleep with analog interrupt

Problem Definition

Device wakes up from sleep when an analog interrupt is trigger

Parameters Affected

No datasheet parameters are affected.

Trigger Condition(S)

Triggered by enabling analog interrupt during sleep mode when device operating temperature is 50 °C or above

Scope of Impact

Device unexpectedly wakes up from sleep

Workaround

Disable the analog interrupt before entering sleep and turn it back on upon wake-up.

Fix Status

Will not be fixed

Changes

None



6. Wakeup from sleep with analog interrupt

Problem Definition

Device wakes up from sleep when an analog interrupt is trigger

Parameters Affected

No datasheet parameters are affected.

Trigger Condition(S)

Triggered by enabling analog interrupt during sleep mode when device operating temperature is 50 °C or above

Scope of Impact

Device unexpectedly wakes up from sleep

Workaround

Disable the analog interrupt before entering sleep and turn it back on upon wakeup.

Fix Status

Will not be fixed

Changes

None