

Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

| | |
|----------------------------|---|
| Product Status | Active |
| Core Processor | ARM® Cortex®-M3 |
| Core Size | 32-Bit Single-Core |
| Speed | 32MHz |
| Connectivity | I ² C, SPI, UART/USART, USB |
| Peripherals | Brown-out Detect/Reset, DMA, LCD, POR, PWM, WDT |
| Number of I/O | 37 |
| Program Memory Size | 32KB (32K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | 2K x 8 |
| RAM Size | 4K x 8 |
| Voltage - Supply (Vcc/Vdd) | 1.8V ~ 3.6V |
| Data Converters | A/D 16x12b; D/A 2x12b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 48-UFQFN Exposed Pad |
| Supplier Device Package | 48-UFQFPN (7x7) |
| Purchase URL | https://www.e-xfl.com/product-detail/stmicroelectronics/stm32l100c6u6atr |

| | | |
|----------|---|------------|
| 6.3.12 | I/O current injection characteristics | 71 |
| 6.3.13 | I/O port characteristics | 72 |
| 6.3.14 | NRST pin characteristics | 75 |
| 6.3.15 | TIM timer characteristics | 76 |
| 6.3.16 | Communication interfaces | 77 |
| 6.3.17 | 12-bit ADC characteristics | 83 |
| 6.3.18 | DAC electrical specifications | 87 |
| 6.3.19 | Comparator | 89 |
| 6.3.20 | LCD controller | 91 |
| 7 | Package information | 92 |
| 7.1 | LQFP64 10 x 10 mm, 64-pin low-profile quad flat package information | 92 |
| 7.2 | UFQFPN48 7 x 7 mm, 0.5 mm pitch, package information | 95 |
| 7.3 | Thermal characteristics | 98 |
| 7.3.1 | Reference document | 99 |
| 8 | Ordering information | 100 |
| 9 | Revision history | 101 |

List of tables

| | | |
|-----------|---|----|
| Table 1. | Device summary | 1 |
| Table 2. | Ultra-low-power STM32L100x6/8/B-A device features and peripheral counts | 10 |
| Table 3. | Functionalities depending on the operating power supply range | 14 |
| Table 4. | CPU frequency range depending on dynamic voltage scaling | 15 |
| Table 5. | Working mode-dependent functionalities (from Run/active down to standby) | 16 |
| Table 6. | VLCD rail decoupling | 24 |
| Table 7. | Timer feature comparison | 26 |
| Table 8. | Legend/abbreviations used in the pinout table | 32 |
| Table 9. | STM32L100x6/8/B-A pin definitions | 33 |
| Table 10. | Alternate function input/output | 37 |
| Table 11. | Voltage characteristics | 44 |
| Table 12. | Current characteristics | 44 |
| Table 13. | Thermal characteristics | 45 |
| Table 14. | General operating conditions | 45 |
| Table 15. | Embedded reset and power control block characteristics | 46 |
| Table 16. | Embedded internal reference voltage calibration values | 48 |
| Table 17. | Embedded internal reference voltage | 48 |
| Table 18. | Current consumption in Run mode, code with data processing running from Flash | 50 |
| Table 19. | Current consumption in Run mode, code with data processing running from RAM | 51 |
| Table 20. | Current consumption in Sleep mode | 52 |
| Table 21. | Current consumption in Low power run mode | 53 |
| Table 22. | Current consumption in Low power sleep mode | 54 |
| Table 23. | Typical and maximum current consumptions in Stop mode | 55 |
| Table 24. | Typical and maximum current consumptions in Standby mode | 56 |
| Table 25. | Peripheral current consumption | 57 |
| Table 26. | Low-power mode wakeup timings | 59 |
| Table 27. | High-speed external user clock characteristics | 60 |
| Table 28. | Low-speed external user clock characteristics | 61 |
| Table 29. | HSE oscillator characteristics | 61 |
| Table 30. | LSE oscillator characteristics ($f_{LSE} = 32.768 \text{ kHz}$) | 63 |
| Table 31. | HSI oscillator characteristics | 65 |
| Table 32. | LSI oscillator characteristics | 65 |
| Table 33. | MSI oscillator characteristics | 66 |
| Table 34. | PLL characteristics | 67 |
| Table 35. | RAM and hardware registers | 68 |
| Table 36. | Flash memory and data EEPROM characteristics | 68 |
| Table 37. | Flash memory, data EEPROM endurance and data retention | 68 |
| Table 38. | EMS characteristics | 69 |
| Table 39. | EMI characteristics | 70 |
| Table 40. | ESD absolute maximum ratings | 70 |
| Table 41. | Electrical sensitivities | 71 |
| Table 42. | I/O current injection susceptibility | 71 |
| Table 43. | I/O static characteristics | 72 |
| Table 44. | Output voltage characteristics | 73 |
| Table 45. | I/O AC characteristics | 74 |
| Table 46. | NRST pin characteristics | 75 |
| Table 47. | TIMx characteristics | 76 |
| Table 48. | I ² C characteristics | 77 |

3.4 Clock management

The clock controller distributes the clocks coming from different oscillators to the core and the peripherals. It also manages clock gating for low-power modes and ensures clock robustness. It features:

- **Clock prescaler:** to get the best trade-off between speed and current consumption, the clock frequency to the CPU and peripherals can be adjusted by a programmable prescaler
- **Safe clock switching:** clock sources can be changed safely on the fly in run mode through a configuration register.
- **Clock management:** to reduce power consumption, the clock controller can stop the clock to the core, individual peripherals or memory.
- **Master clock source:** three different clock sources can be used to drive the master clock:
 - 1-24 MHz high-speed external crystal (HSE), that can supply a PLL
 - 16 MHz high-speed internal RC oscillator (HSI), trimmable by software, that can supply a PLL
 - Multispeed internal RC oscillator (MSI), trimmable by software, able to generate 7 frequencies (65.5 kHz, 131 kHz, 262 kHz, 524 kHz, 1.05 MHz, 2.1 MHz, 4.2 MHz) with a consumption proportional to speed, down to 750 nA typical. When a 32.768 kHz clock source is available in the system (LSE), the MSI frequency can be trimmed by software down to a $\pm 0.5\%$ accuracy.
- **Auxiliary clock source:** two ultra-low-power clock sources that can be used to drive the LCD controller and the real-time clock:
 - 32.768 kHz low-speed external crystal (LSE)
 - 37 kHz low-speed internal RC (LSI), also used to drive the independent watchdog. The LSI clock can be measured using the high-speed internal RC oscillator for greater precision.
- **RTC and LCD clock sources:** the LSI, LSE or HSE sources can be chosen to clock the RTC and the LCD, whatever the system clock.
- **USB clock source:** the embedded PLL has a dedicated 48 MHz clock output to supply the USB interface.
- **Startup clock:** after reset, the microcontroller restarts by default with an internal 2.1 MHz clock (MSI). The prescaler ratio and clock source can be changed by the application program as soon as the code execution starts.
- **Clock security system (CSS):** this feature can be enabled by software. If a HSE clock failure occurs, the master clock is automatically switched to HSI and a software interrupt is generated if enabled.
- **Clock-out capability (MCO: microcontroller clock output):** it outputs one of the internal clocks for external use by the application.

Several prescalers allow the configuration of the AHB frequency, the high-speed APB (APB2) and the low-speed APB (APB1) domains. The maximum frequency of the AHB and the APB domains is 32 MHz. See [Figure 2](#) for details on the clock tree.

3.5 Low-power real-time clock and backup registers

The real-time clock (RTC) is an independent BCD timer/counter. Dedicated registers contain the sub-second, second, minute, hour (12/24 hour), week day, date, month, year, in BCD (binary-coded decimal) format. Correction for 28, 29 (leap year), 30, and 31 day of the month are made automatically. The RTC provides two programmable alarms and programmable periodic interrupts with wakeup from Stop and Standby modes.

The programmable wakeup time ranges from 120 μ s to 36 hours.

The RTC can be calibrated with an external 512 Hz output, and a digital compensation circuit helps reduce drift due to crystal deviation. The RTC can also be automatically corrected with a 50/60Hz stable power line.

The RTC calendar can be updated on the fly down to sub second precision, which enables network system synchronization. A time stamp can record an external event occurrence, and generates an interrupt.

There are five 32-bit backup registers provided to store 20 bytes of user application data. They are cleared in case of tamper detection. Three pins can be used to detect tamper events. A change on one of these pins can reset backup register and generate an interrupt. To prevent false tamper event, like ESD event, these three tamper inputs can be digitally filtered.

3.6 GPIOs (general-purpose inputs/outputs)

Each of the GPIO pins can be configured by software as output (push-pull or open-drain), as input (with or without pull-up or pull-down) or as peripheral alternate function. Most of the GPIO pins are shared with digital or analog alternate functions, and can be individually remapped using dedicated AFIO registers. All GPIOs are high current capable. The alternate function configuration of I/Os can be locked if needed following a specific sequence in order to avoid spurious writing to the I/O registers. The I/O controller is connected to the AHB with a toggling speed of up to 16 MHz.

External interrupt/event controller (EXTI)

The external interrupt/event controller consists of 23 edge detector lines used to generate interrupt/event requests. Each line can be individually configured to select the trigger event (rising edge, falling edge, both) and can be masked independently. A pending register maintains the status of the interrupt requests. The EXTI can detect an external line with a pulse width shorter than the Internal APB2 clock period. Up to 51 GPIOs can be connected to the 16 external interrupt lines. The 7 other lines are connected to RTC, PVD, USB or Comparator events.

3.14 Timers and watchdogs

The ultra-low-power STM32L100x6/8/B-A devices include six general-purpose timers, two basic timers and two watchdog timers.

[Table 7](#) compares the features of the general-purpose and basic timers.

Table 7. Timer feature comparison

| Timer | Counter resolution | Counter type | Prescaler factor | DMA request generation | Capture/compare channels | Complementary outputs |
|------------------|--------------------|-------------------|---------------------------------|------------------------|--------------------------|-----------------------|
| TIM2, TIM3, TIM4 | 16-bit | Up, down, up/down | Any integer between 1 and 65536 | Yes | 4 | No |
| TIM9 | 16-bit | Up, down, up/down | Any integer between 1 and 65536 | No | 2 | No |
| TIM10, TIM11 | 16-bit | Up | Any integer between 1 and 65536 | No | 1 | No |
| TIM6, TIM7 | 16-bit | Up | Any integer between 1 and 65536 | Yes | 0 | No |

3.14.1 General-purpose timers (TIM2, TIM3, TIM4, TIM9, TIM10 and TIM11)

There are six synchronizable general-purpose timers embedded in the STM32L100x6/8/B-A devices (see [Table 7](#) for differences).

TIM2, TIM3, TIM4

These timers are based on a 16-bit auto-reload up/down-counter and a 16-bit prescaler. They feature 4 independent channels each for input capture/output compare, PWM or one-pulse mode output. This gives up to 12 input captures/output compares/PWMs on the largest packages.

The TIM2, TIM3, TIM4 general-purpose timers can work together or with the TIM10, TIM11 and TIM9 general-purpose timers via the Timer Link feature for synchronization or event chaining. Their counter can be frozen in debug mode. Any of the general-purpose timers can be used to generate PWM outputs.

TIM2, TIM3, TIM4 all have independent DMA request generation.

These timers are capable of handling quadrature (incremental) encoder signals and the digital outputs from 1 to 3 hall-effect sensors.

TIM10, TIM11 and TIM9

TIM10 and TIM11 are based on a 16-bit auto-reload upcounter. TIM9 is based on a 16-bit auto-reload up/down counter. They include a 16-bit prescaler. TIM10 and TIM11 feature one independent channel, whereas TIM9 has two independent channels for input capture/output compare, PWM or one-pulse mode output. They can be synchronized with the TIM2, TIM3, TIM4 full-featured general-purpose timers.

They can also be used as simple time bases and be clocked by the LSE clock source (32.768 kHz) to provide time bases independent from the main CPU clock.

3.14.2 Basic timers (TIM6 and TIM7)

These timers are mainly used for DAC trigger generation. They can also be used as generic 16-bit time bases.

3.14.3 SysTick timer

This timer is dedicated to the OS, but could also be used as a standard downcounter. It is based on a 24-bit down-counter with autoreload capability and a programmable clock source. It features a maskable system interrupt generation when the counter reaches 0.

3.14.4 Independent watchdog (IWDG)

The independent watchdog is based on a 12-bit down-counter and 8-bit prescaler. It is clocked from an independent 37 kHz internal RC and, as it operates independently of the main clock, it can operate in Stop and Standby modes. It can be used either as a watchdog to reset the device when a problem occurs, or as a free-running timer for application timeout management. It is hardware- or software-configurable through the option bytes. The counter can be frozen in debug mode.

3.14.5 Window watchdog (WWDG)

The window watchdog is based on a 7-bit down-counter that can be set as free-running. It can be used as a watchdog to reset the device when a problem occurs. It is clocked from the main clock. It has an early warning interrupt capability and the counter can be frozen in debug mode.

3.15 Communication interfaces

3.15.1 I²C bus

Up to two I²C bus interfaces can operate in multimaster and slave modes. They can support standard and fast modes.

They support dual slave addressing (7-bit only) and both 7- and 10-bit addressing in master mode. A hardware CRC generation/verification is embedded.

They can be served by DMA and they support SM Bus 2.0/PM Bus.

3.15.2 Universal synchronous/asynchronous receiver transmitter (USART)

All USART interfaces are able to communicate at speeds of up to 4 Mbit/s. They provide hardware management of the CTS and RTS signals and are ISO 7816 compliant. They support IrDA SIR ENDEC and have LIN Master/Slave capability.

All USART interfaces can be served by the DMA controller.

3.15.3 Serial peripheral interface (SPI)


Up to two SPIs are able to communicate at up to 16 Mbits/s in slave and master modes in full-duplex and half-duplex communication modes. The 3-bit prescaler gives 8 master mode frequencies and the frame is configurable to 8 bits or 16 bits. The hardware CRC generation/verification supports basic SD Card/MMC modes.

Both SPIs can be served by the DMA controller.

3.15.4 Universal serial bus (USB)

The STM32L100x6/8/B-A devices embed a USB device peripheral compatible with the USB full speed 12 Mbit/s. The USB interface implements a full speed (12 Mbit/s) function interface. It has software-configurable endpoint setting and supports suspend/resume. The dedicated 48 MHz clock is generated from the internal main PLL (the clock source must use a HSE crystal oscillator).

Figure 4. STM32L100C6xxA UFQFPN48 pinout



1. This figure shows the package top view.

Table 9. STM32L100x6/8/B-A pin definitions (continued)

| Pins | | Pin name | Pin type ⁽¹⁾ | I/O structure | Main function ⁽²⁾ (after reset) | Pin functions | |
|--------|----------|-------------------|-------------------------|---------------|---|---|--------------------------------------|
| LQFP64 | UFQFPN48 | | | | | Alternate functions | Additional functions |
| 35 | 27 | PB14 | I/O | FT | PB14 | SPI2_MISO/USART3_RTS/ LCD_SEG14/TIM9_CH2 | ADC_IN20/ COMP1_INP |
| 36 | 28 | PB15 | I/O | FT | PB15 | SPI2_MOSI/LCD_SEG15/ TIM11_CH1 | ADC_IN21/ COMP1_INP/ RTC_REFIN |
| 37 | - | PC6 | I/O | FT | PC6 | TIM3_CH1/LCD_SEG24 | - |
| 38 | - | PC7 | I/O | FT | PC7 | TIM3_CH2/LCD_SEG25 | - |
| 39 | - | PC8 | I/O | FT | PC8 | TIM3_CH3/LCD_SEG26 | - |
| 40 | - | PC9 | I/O | FT | PC9 | TIM3_CH4/LCD_SEG27 | - |
| 41 | 29 | PA8 | I/O | FT | PA8 | USART1_CK/MCO/LCD_COM0 | - |
| 42 | 30 | PA9 | I/O | FT | PA9 | USART1_TX/LCD_COM1 | - |
| 43 | 31 | PA10 | I/O | FT | PA10 | USART1_RX/LCD_COM2 | - |
| 44 | 32 | PA11 | I/O | FT | PA11 | USART1_CTS/SPI1_MISO | USB_DM |
| 45 | 33 | PA12 | I/O | FT | PA12 | USART1_RTS/SPI1_MOSI | USB_DP |
| 46 | 34 | PA13 | I/O | FT | JTMS-SWDIO | JTMS-SWDIO | - |
| 47 | 35 | V _{SS_2} | S | - | V _{SS_2} | - | - |
| 48 | 36 | V _{DD_2} | S | - | V _{DD_2} | - | - |
| 49 | 37 | PA14 | I/O | FT | JTCK-SWCLK | JTCK-SWCLK | - |
| 50 | 38 | PA15 | I/O | FT | JTDI | TIM2_CH1_ETR/PA15/ SPI1_NSS/ LCD_SEG17/JTDI | - |
| 51 | - | PC10 | I/O | FT | PC10 | USART3_TX/LCD_SEG28/ LCD_SEG40/ LCD_COM4 | - |
| 52 | - | PC11 | I/O | FT | PC11 | USART3_RX/LCD_SEG29/ LCD_SEG41/ LCD_COM5 | - |
| 53 | - | PC12 | I/O | FT | PC12 | USART3_CK/LCD_SEG30/ LCD_SEG42/ LCD_COM6 | - |
| 54 | - | PD2 | I/O | FT | PD2 | TIM3_ETR/LCD_SEG31/ LCD_SEG43/ LCD_COM7 | - |

Table 10. Alternate function input/output (continued)

| Port name | Digital alternate function number | | | | | | | | | | | | | | |
|----------------|-----------------------------------|-------|----------|------------|--------|--------|-------|------------|-------|-------|----------------------|--------|--------|----------|----------|
| | AFIO0 | AFIO1 | AFIO2 | AFIO3 | AFIO4 | AFIO5 | AFIO6 | AFIO7 | AFIO8 | AFIO9 | AFIO11 | AFIO12 | AFIO13 | AFIO14 | AFIO15 |
| | Alternate function | | | | | | | | | | | | | | |
| | SYSTEM | TIM2 | TIM3/4 | TIM9/10/11 | I2C1/2 | SPI1/2 | N/A | USART1/2/3 | N/A | N/A | LCD | N/A | N/A | RI | SYSTEM |
| PC10 | - | - | - | - | - | - | - | USART3_TX | - | - | COM4 / SEG28 / SEG40 | - | - | TIMx_IC3 | EVENTOUT |
| PC11 | - | - | - | - | - | - | - | USART3_RX | - | - | COM5 / SEG29 / SEG41 | - | - | TIMx_IC4 | EVENTOUT |
| PC12 | - | - | - | - | - | - | - | USART3_CK | - | - | COM6 / SEG30 / SEG42 | - | - | TIMx_IC1 | EVENTOUT |
| PC13-WKUP2 | - | - | - | - | - | - | - | - | - | - | - | - | - | TIMx_IC2 | EVENTOUT |
| PC14-OSC32_IN | - | - | - | - | - | - | - | - | - | - | - | - | - | TIMx_IC3 | EVENTOUT |
| PC15-OSC32_OUT | - | - | - | - | - | - | - | - | - | - | - | - | - | TIMx_IC4 | EVENTOUT |
| PD2 | - | - | TIM3_ETR | - | - | - | - | - | - | - | COM7 / SEG31 / SEG43 | - | - | TIMx_IC3 | EVENTOUT |
| PH0-OSC_IN | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - |
| PH1-OSC_OUT | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - |

6 Electrical characteristics

6.1 Parameter conditions

Unless otherwise specified, all voltages are referenced to V_{SS} .

6.1.1 Minimum and maximum values

Unless otherwise specified the minimum and maximum values are guaranteed in the worst conditions of ambient temperature, supply voltage and frequencies by tests in production on 100% of the devices with an ambient temperature at $T_A = 25\text{ }^{\circ}\text{C}$ and $T_A = T_{A\text{max}}$ (given by the selected temperature range).

Data based on characterization results, design simulation and/or technology characteristics are indicated in the table footnotes. Based on characterization, the minimum and maximum values refer to sample tests and represent the mean value plus or minus three times the standard deviation ($\text{mean} \pm 3\sigma$).

Please refer to device ErrataSheet for possible latest changes of electrical characteristics.

6.1.2 Typical values

Unless otherwise specified, typical data are based on $T_A = 25\text{ }^{\circ}\text{C}$, $V_{DD} = 3.0\text{ V}$ (for the $1.8\text{ V} \leq V_{DD} \leq 3.6\text{ V}$ voltage range). They are given only as design guidelines and are not tested.

Typical ADC accuracy values are determined by characterization of a batch of samples from a standard diffusion lot over the full temperature range, where 95% of the devices have an error less than or equal to the value indicated ($\text{mean} \pm 2\sigma$).

6.1.3 Typical curves


Unless otherwise specified, all typical curves are given only as design guidelines and are not tested.

6.1.4 Loading capacitor

The loading conditions used for pin parameter measurement are shown in [Figure 6](#).

6.1.5 Pin input voltage

The input voltage measurement on a pin of the device is described in [Figure 7](#).



- Positive current injection is not possible on these I/Os. A negative injection is induced by $V_{IN} < V_{SS}$. $I_{INJ(PIN)}$ must never be exceeded. Refer to [Table 11](#) for maximum allowed input voltage values.
- A positive injection is induced by $V_{IN} > V_{DD}$ while a negative injection is induced by $V_{IN} < V_{SS}$. $I_{INJ(PIN)}$ must never be exceeded. Refer to [Table 11: Voltage characteristics](#) for the maximum allowed input voltage values.
- When several inputs are submitted to a current injection, the maximum $\Sigma I_{INJ(PIN)}$ is the absolute sum of the positive and negative injected currents (instantaneous values).

Table 13. Thermal characteristics

| Symbol | Ratings | Value | Unit |
|------------|---|-------------------------|------|
| T_{STG} | Storage temperature range | -65 to +150 | °C |
| T_J | Maximum junction temperature | 105 | °C |
| T_{LEAD} | Maximum lead temperature during soldering | see note ⁽¹⁾ | °C |

- Compliant with JEDEC Std J-STD-020D (for small body, Sn-Pb or Pb assembly), the ST ECOPACK® 7191395 specification, and the European directive on Restrictions on Hazardous Substances (ROHS directive 2011/65/EU, July 2011).

6.3 Operating conditions

6.3.1 General operating conditions

Table 14. General operating conditions

| Symbol | Parameter | Conditions | Min | Max | Unit |
|-----------------|---|--|------|--------------|------|
| f_{HCLK} | Internal AHB clock frequency | - | 0 | 32 | MHz |
| f_{PCLK1} | Internal APB1 clock frequency | - | 0 | 32 | |
| f_{PCLK2} | Internal APB2 clock frequency | - | 0 | 32 | |
| V_{DD} | Standard operating voltage | BOR detector enabled, at power on | 1.8 | 3.6 | V |
| $V_{DDA}^{(1)}$ | Analog operating voltage (ADC and DAC used) | Must be the same voltage as $V_{DD}^{(2)}$ | 1.8 | 3.6 | V |
| V_{IN} | I/O input voltage | FT pins: $2.0\text{ V} \leq V_{DD}$ | -0.3 | $5.5^{(3)}$ | V |
| | | FT pins: $V_{DD} < 2.0\text{ V}$ | -0.3 | $5.25^{(3)}$ | |
| | | BOOT0 | 0 | 5.5 | |
| | | Any other pin | -0.3 | $V_{DD}+0.3$ | |
| P_D | Power dissipation at $T_A = 85\text{ °C}^{(4)}$ | LQFP64 package | - | 444 | mW |
| | | UFQFPN48 package | - | 606 | |
| T_A | Ambient temperature range | Maximum power dissipation | -40 | 85 | |
| T_J | Junction temperature range | $-40\text{ °C} \leq T_A \leq 85\text{ °C}$ | -40 | 105 | °C |


- When the ADC is used, refer to [Table 55: ADC characteristics](#).
- It is recommended to power V_{DD} and V_{DDA} from the same source. A maximum difference of 300 mV between V_{DD} and V_{DDA} can be tolerated during power-up and operation.
- To sustain a voltage higher than $V_{DD}+0.3\text{ V}$, the internal pull-up/pull-down resistors must be disabled.

Table 21. Current consumption in Low power run mode

| Symbol | Parameter | Conditions | | | Typ | Max ⁽¹⁾ | Unit |
|--------------------------------------|---|---|--|---------------------------------------|------|--------------------|---------|
| I_{DD} (LP Run) | Supply current in Low power run mode | All peripherals OFF, code executed from RAM, Flash switched OFF, V_{DD} from 1.8 V to 3.6 V | MSI clock, 65 kHz $f_{HCLK} = 32$ kHz | $T_A = -40\text{ °C to }25\text{ °C}$ | 10.9 | 12 | μA |
| | | | | $T_A = 85\text{ °C}$ | 16.5 | 23 | |
| | | | MSI clock, 65 kHz $f_{HCLK} = 65$ kHz | $T_A = -40\text{ °C to }25\text{ °C}$ | 15 | 16 | |
| | | | | $T_A = 85\text{ °C}$ | 22 | 29 | |
| | | | MSI clock, 131 kHz $f_{HCLK} = 131$ kHz | $T_A = -40\text{ °C to }25\text{ °C}$ | 29 | 37 | |
| | | | | $T_A = 55\text{ °C}$ | 32.5 | 40 | |
| | | | | $T_A = 85\text{ °C}$ | 35.5 | 54 | |
| | | All peripherals OFF, code executed from Flash, V_{DD} from 1.8 V to 3.6 V | MSI clock, 65 kHz $f_{HCLK} = 32$ kHz | $T_A = -40\text{ °C to }25\text{ °C}$ | 23 | 24 | |
| | | | | $T_A = 85\text{ °C}$ | 31 | 34 | |
| | | | MSI clock, 65 kHz $f_{HCLK} = 65$ kHz | $T_A = -40\text{ °C to }25\text{ °C}$ | 29 | 31 | |
| | | | | $T_A = 85\text{ °C}$ | 38 | 41 | |
| | | | MSI clock, 131 kHz $f_{HCLK} = 131$ kHz | $T_A = -40\text{ °C to }25\text{ °C}$ | 46 | 55 | |
| | | | | $T_A = 55\text{ °C}$ | 48 | 59 | |
| | | | | $T_A = 85\text{ °C}$ | 53.5 | 72 | |
| I_{DD} Max (LP Run) ⁽²⁾ | Max allowed current in Low power run mode | V_{DD} from 1.8 V to 3.6 V | - | - | - | 200 | |

1. Guaranteed by characterization results, unless otherwise specified.
2. This limitation is related to the consumption of the CPU core and the peripherals that are powered by the regulator. Consumption of the I/Os is not included in this limitation.

Figure 20. SPI timing diagram - master mode⁽¹⁾



1. Measurement points are done at CMOS levels: $0.3V_{DD}$ and $0.7V_{DD}$.

USB characteristics

The USB interface is USB-IF certified (full speed).

Table 51. USB startup time

| Symbol | Parameter | Max | Unit |
|---------------------|------------------------------|-----|---------|
| $t_{STARTUP}^{(1)}$ | USB transceiver startup time | 1 | μs |

1. Guaranteed by design.

6.3.20 LCD controller

The STM32L100x6/8/B-A devices embed a built-in step-up converter to provide a constant LCD reference voltage independently from the V_{DD} voltage. An external capacitor C_{ext} must be connected to the V_{LCD} pin to decouple this converter.

Table 61. LCD controller characteristics

| Symbol | Parameter | Min | Typ | Max | Unit |
|-----------------------|---|------|---------------|-----------|-----------|
| V_{LCD} | LCD external voltage | - | - | 3.6 | V |
| V_{LCD0} | LCD internal reference voltage 0 | - | 2.6 | - | |
| V_{LCD1} | LCD internal reference voltage 1 | - | 2.73 | - | |
| V_{LCD2} | LCD internal reference voltage 2 | - | 2.86 | - | |
| V_{LCD3} | LCD internal reference voltage 3 | - | 2.98 | - | |
| V_{LCD4} | LCD internal reference voltage 4 | - | 3.12 | - | |
| V_{LCD5} | LCD internal reference voltage 5 | - | 3.26 | - | |
| V_{LCD6} | LCD internal reference voltage 6 | - | 3.4 | - | |
| V_{LCD7} | LCD internal reference voltage 7 | - | 3.55 | - | |
| C_{ext} | V_{LCD} external capacitance | 0.1 | - | 2 | μF |
| $I_{LCD}^{(1)}$ | Supply current at $V_{DD} = 2.2 V$ | - | 3.3 | - | μA |
| | Supply current at $V_{DD} = 3.0 V$ | - | 3.1 | - | |
| $R_{Htot}^{(2)}$ | Low drive resistive network overall value | 5.28 | 6.6 | 7.92 | $M\Omega$ |
| $R_L^{(2)}$ | High drive resistive network total value | 192 | 240 | 288 | $k\Omega$ |
| V_{44} | Segment/Common highest level voltage | - | - | V_{LCD} | V |
| V_{34} | Segment/Common 3/4 level voltage | - | $3/4 V_{LCD}$ | - | V |
| V_{23} | Segment/Common 2/3 level voltage | - | $2/3 V_{LCD}$ | - | |
| V_{12} | Segment/Common 1/2 level voltage | - | $1/2 V_{LCD}$ | - | |
| V_{13} | Segment/Common 1/3 level voltage | - | $1/3 V_{LCD}$ | - | |
| V_{14} | Segment/Common 1/4 level voltage | - | $1/4 V_{LCD}$ | - | |
| V_0 | Segment/Common lowest level voltage | 0 | - | - | |
| $\Delta V_{xx}^{(2)}$ | Segment/Common level voltage error $T_A = -40$ to $85^\circ C$ | - | - | ± 50 | mV |

1. LCD enabled with 3 V internal step-up active, 1/8 duty, 1/4 bias, division ratio= 64, all pixels active, no LCD connected


2. Guaranteed by characterization results.

7 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com. ECOPACK® is an ST trademark.

7.1 LQFP64 10 x 10 mm, 64-pin low-profile quad flat package information

Figure 26. LQFP64 10 x 10 mm, 64-pin low-profile quad flat package outline



1. Drawing is not to scale.

Table 62. LQFP64 10 x 10 mm, 64-pin low-profile quad flat package mechanical data


| Symbol | millimeters | | | inches ⁽¹⁾ | | |
|--------|-------------|-------|-------|-----------------------|--------|--------|
| | Min | Typ | Max | Typ | Min | Max |
| A | - | - | 1.600 | - | - | 0.0630 |
| A1 | 0.050 | - | 0.150 | 0.0020 | - | 0.0059 |
| A2 | 1.350 | 1.400 | 1.450 | 0.0531 | 0.0551 | 0.0571 |

Table 62. LQFP64 10 x 10 mm, 64-pin low-profile quad flat package mechanical data (continued)

| Symbol | millimeters | | | inches ⁽¹⁾ | | |
|--------|-------------|--------|-------|-----------------------|--------|--------|
| | Min | Typ | Max | Typ | Min | Max |
| b | 0.170 | 0.220 | 0.270 | 0.0067 | 0.0087 | 0.0106 |
| c | 0.090 | - | 0.200 | 0.0035 | - | 0.0079 |
| D | - | 12.000 | - | - | 0.4724 | - |
| D1 | - | 10.000 | - | - | 0.3937 | - |
| D3 | - | 7.500 | - | - | 0.2953 | - |
| E | - | 12.000 | - | - | 0.4724 | - |
| E1 | - | 10.000 | - | - | 0.3937 | - |
| E3 | - | 7.500 | - | - | 0.2953 | - |
| e | - | 0.500 | - | - | 0.0197 | - |
| K | 0° | 3.5° | 7° | 0° | 3.5° | 7° |
| L | 0.450 | 0.600 | 0.750 | 0.0177 | 0.0236 | 0.0295 |
| L1 | - | 1.000 | - | - | 0.0394 | - |
| ccc | - | - | 0.080 | - | - | 0.0031 |

1. Values in inches are converted from mm and rounded to 4 decimal digits.

Figure 27. LQFP64 10 x 10 mm, 64-pin low-profile quad flat package recommended footprint




1. Dimensions are in millimeters.

Table 63. UFQFPN48 7 x 7 mm, 0.5 mm pitch, package mechanical data

| Symbol | millimeters | | | inches ⁽¹⁾ | | |
|--------|-------------|-------|-------|-----------------------|--------|--------|
| | Min | Typ | Max | Min | Typ | Max |
| A | 0.500 | 0.550 | 0.600 | 0.0197 | 0.0217 | 0.0236 |
| A1 | 0.000 | 0.020 | 0.050 | 0.0000 | 0.0008 | 0.0020 |
| D | 6.900 | 7.000 | 7.100 | 0.2717 | 0.2756 | 0.2795 |
| E | 6.900 | 7.000 | 7.100 | 0.2717 | 0.2756 | 0.2795 |
| D2 | 5.500 | 5.600 | 5.700 | 0.2165 | 0.2205 | 0.2244 |
| E2 | 5.500 | 5.600 | 5.700 | 0.2165 | 0.2205 | 0.2244 |
| L | 0.300 | 0.400 | 0.500 | 0.0118 | 0.0157 | 0.0197 |
| T | - | 0.152 | - | - | 0.0060 | - |
| b | 0.200 | 0.250 | 0.300 | 0.0079 | 0.0098 | 0.0118 |
| e | - | 0.500 | - | - | 0.0197 | - |
| ddd | - | - | 0.080 | - | - | 0.0031 |

1. Values in inches are converted from mm and rounded to 4 decimal digits.

Figure 30. UFQFPN48 7 x 7 mm, 0.5 mm pitch, package recommended footprint




1. Dimensions are in millimeters.

UFQFPN48 device marking

The following figure gives an example of topside marking orientation versus pin 1 identifier location.

Figure 31. UFQFPN48 7 x 7 mm, 0.5 mm pitch, package top view example



1. Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering samples to run qualification activity.

7.3 Thermal characteristics

The maximum chip-junction temperature, $T_J \text{ max}$, in degrees Celsius, may be calculated using the following equation:

$$T_J \text{ max} = T_A \text{ max} + (P_D \text{ max} \times \Theta_{JA})$$

Where:

- $T_A \text{ max}$ is the maximum ambient temperature in $^{\circ}\text{C}$,
- Θ_{JA} is the package junction-to-ambient thermal resistance, in $^{\circ}\text{C/W}$,
- $P_D \text{ max}$ is the sum of $P_{\text{INT}} \text{ max}$ and $P_{\text{I/O}} \text{ max}$ ($P_D \text{ max} = P_{\text{INT}} \text{ max} + P_{\text{I/O}} \text{ max}$),
- $P_{\text{INT}} \text{ max}$ is the product of I_{DD} and V_{DD} , expressed in Watts. This is the maximum chip internal power.

$P_{\text{I/O}} \text{ max}$ represents the maximum power dissipation on output pins where:

$$P_{\text{I/O}} \text{ max} = \Sigma (V_{\text{OL}} \times I_{\text{OL}}) + \Sigma ((V_{\text{DD}} - V_{\text{OH}}) \times I_{\text{OH}}),$$

taking into account the actual $V_{\text{OL}} / I_{\text{OL}}$ and $V_{\text{OH}} / I_{\text{OH}}$ of the I/Os at low and high level in the application.

Table 64. Thermal characteristics

| Symbol | Parameter | Value | Unit |
|---------------|---|-------|----------------------|
| Θ_{JA} | Thermal resistance junction-ambient LQFP64 - 10 x 10 mm / 0.5 mm pitch | 45 | $^{\circ}\text{C/W}$ |
| | Thermal resistance junction-ambient UFQFPN48 - 7 x 7 mm / 0.5 mm pitch | 33 | |

Figure 32. Thermal resistance

