
# E·XFL



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.


Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	S08
Core Size	8-Bit
Speed	50MHz
Connectivity	I <sup>2</sup> C, LINbus, SCI, SPI
Peripherals	LVD, PWM, WDT
Number of I/O	38
Program Memory Size	16KB (16K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 10x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	48-VFQFN Exposed Pad
Supplier Device Package	48-QFN-EP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/mc9s08qe16cft

Email: info@E-XFL.COM


Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Pins in **bold** are lost in the next lower pin count package.

Figure 4. 32-Pin LQFP/QFN

#### **Pin Assignments**



#### Figure 5. 28-Pin SOIC

#### Table 1. MC9S08QE32 Series Pin Assignment by Package and Pin Sharing Priority

	Pin N	umber			< Lowest	Priority	> Highest	
48	44	32	28	Port Pin	Alt 1	Alt 2	Alt 3	Alt 4
1	1	1	_	PTD1	KBI2P1			
2	2	2	-	PTD0	KBI2P0			
3	3	—		PTE7	<b>TPM3CLK</b>			
4	4	3	5					V <sub>DD</sub>
5	5	4	6					V <sub>DDAD</sub>
6	6							V <sub>REFH</sub>
7	7	5	7					V <sub>REFL</sub>
8	8							V <sub>SSAD</sub>
9	9	6	8					V <sub>SS</sub>
10	10	7	9	PTB7	SCL <sup>1</sup>			EXTAL
11	11	8	10	PTB6	SDA <sup>1</sup>			XTAL
12	_	_		PTE6				
13	—	—		PTE5				
14	12	9	11	PTB5	TPM1CH1	SS <sup>2</sup>		
15	13	10	12	PTB4	TPM2CH1	MISO <sup>2</sup>		
16	14	11	13	PTC3	TPM3CH3			
17	15	12	14	PTC2	TPM3CH2			
18	16	—		PTD7	KBI2P7			

MC9S08QE32 Series MCU Data Sheet, Rev. 7

# 3.1 Introduction

This section contains electrical and timing specifications for the MC9S08QE32 series of microcontrollers available at the time of publication.

# 3.2 Parameter Classification

The electrical parameters shown in this supplement are guaranteed by various methods. To give the customer a better understanding the following classification is used and the parameters are tagged accordingly in the tables where appropriate:

Table 2. Parameter	Classifications
--------------------	-----------------

Р	Those parameters are guaranteed during production testing on each individual device.
С	Those parameters are achieved by the design characterization by measuring a statistically relevant sample size across process variations.
т	Those parameters are achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted. All values shown in the typical column are within this category.
D	Those parameters are derived mainly from simulations.

### NOTE

The classification is shown in the column labeled "C" in the parameter tables where appropriate.

# 3.3 Absolute Maximum Ratings

Absolute maximum ratings are stress ratings only, and functional operation at the maxima is not guaranteed. Stress beyond the limits specified in Table 3 may affect device reliability or cause permanent damage to the device. For functional operating conditions, refer to the remaining tables in this section.

This device contains circuitry protecting against damage due to high static voltage or electrical fields; however, it is advised that normal precautions be taken to avoid application of any voltages higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (for instance, either  $V_{SS}$  or  $V_{DD}$ ) or the programmable pull-up resistor associated with the pin is enabled.

# 3.5 ESD Protection and Latch-Up Immunity

Although damage from electrostatic discharge (ESD) is much less common on these devices than on early CMOS circuits, normal handling precautions must be used to avoid exposure to static discharge. Qualification tests are performed to ensure that these devices can withstand exposure to reasonable levels of static without suffering any permanent damage.

All ESD testing is in conformity with AEC-Q100 Stress Test Qualification for Automotive Grade Integrated Circuits. During the device qualification ESD stresses were performed for the human body model (HBM), the machine model (MM) and the charge device model (CDM).

A device is defined as a failure if after exposure to ESD pulses the device no longer meets the device specification. Complete DC parametric and functional testing is performed per the applicable device specification at room temperature followed by hot temperature, unless specified otherwise in the device specification.

Model	Description	Symbol	Value	Unit
Human	Series resistance	R1	1500	Ω
Body	Storage capacitance	С	100	pF
	Number of pulses per pin	—	3	
Machine	Series resistance	R1	0	Ω
	Storage capacitance	С	200	pF
	Number of pulses per pin	—	3	
Latch-up	Minimum input voltage limit		-2.5	V
	Maximum input voltage limit		7.5	V

Table 5. ESD and Latch-up Test Conditions

Table 6. ESD and Latch-Up Protection Characteristics

No.	Rating <sup>1</sup>	Symbol	Min	Max	Unit
1	Human body model (HBM)	V <sub>HBM</sub>	±2000	—	V
2	Machine model (MM)	V <sub>MM</sub>	±200	—	V
3	Charge device model (CDM)	V <sub>CDM</sub>	±500	_	V
4	Latch-up current at $T_A = 85^{\circ}C$	I <sub>LAT</sub>	±100		mA

<sup>1</sup> Parameter is achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted.

# 3.6 DC Characteristics

This section includes information about power supply requirements and I/O pin characteristics.

Num	С	Characteristic	Symbol	Condition	Min	Typical <sup>1</sup>	Max	Unit
16	D	POR re-arm time	t <sub>POR</sub>		10	—	—	μS
17	Ρ	Low-voltage detection threshold — high range	V <sub>LVDH</sub>	V <sub>DD</sub> falling V <sub>DD</sub> rising	2.11 2.16	2.16 2.21	2.22 2.27	V
18	Ρ	Low-voltage detection threshold — low range	V <sub>LVDL</sub>	V <sub>DD</sub> falling V <sub>DD</sub> rising	1.80 1.88	1.82 1.90	1.91 1.99	V
19	Ρ	Low-voltage warning threshold — high range	V <sub>LVWH</sub>	V <sub>DD</sub> falling V <sub>DD</sub> rising	2.36 2.36	2.46 2.46	2.56 2.56	V
20	Ρ	Low-voltage warning threshold — low range	V <sub>LVWL</sub>	V <sub>DD</sub> falling V <sub>DD</sub> rising	2.11 2.16	2.16 2.21	2.22 2.27	V
21	С	Low-voltage inhibit reset/recover hysteresis	V <sub>hys</sub>		_	80		mV
22	Ρ	Bandgap Voltage Reference <sup>7</sup>	V <sub>BG</sub>		1.15	1.17	1.18	V

#### Table 7. DC Characteristics (continued)

<sup>1</sup> Typical values are measured at 25 °C. Characterized, not tested

 $^2$  As the supply voltage rises, the LVD circuit will hold the MCU in reset until the supply has risen above V<sub>LVDL</sub>.

 $^3$  All functional non-supply pins, except for PTA5 are internally clamped to V<sub>SS</sub> and V<sub>DD</sub>.

<sup>4</sup> Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive and negative clamp voltages, then use the larger of the two values.

<sup>5</sup> Power supply must maintain regulation within operating  $V_{DD}$  range during instantaneous and operating maximum current conditions. If positive injection current ( $V_{In} > V_{DD}$ ) is greater than  $I_{DD}$ , the injection current may flow out of  $V_{DD}$  and could result in external power supply going out of regulation. Ensure external  $V_{DD}$  load will shunt current greater than maximum injection current. This will be the greatest risk when the MCU is not consuming power. Examples are: if no system clock is present, or if clock rate is very low (which would reduce overall power consumption).

<sup>6</sup> Maximum is highest voltage that POR is guaranteed.

<sup>7</sup> Factory trimmed at  $V_{DD}$  = 3.0 V, Temp = 25 °C






Figure 6. Pullup and Pulldown Typical Resistor Values (V<sub>DD</sub> = 3.0 V)


MC9S08QE32 Series MCU Data Sheet, Rev. 7
















Figure 10. Typical High-Side (Source) Characteristics — High Drive (PTxDSn = 1)

# 3.7 Supply Current Characteristics

This section includes information about power supply current in various operating modes.

Num	с	Parameter	Symbol	Bus Freq	V <sub>DD</sub> (V)	Typical <sup>1</sup>	Max	Unit	Temp (°C)
	Р			25.165 MHz		13	14		-40 to 25
	Ρ			20.100 10112		14	15		85
1	Т	Run supply current FEI mode, all modules on	RI <sub>DD</sub>	20 MHz	3	3 13.75		mA	
	Т			8 MHz	-	5.59	—		-40 to 85
	Т			1 MHz		1.03			
	С			25.165 MHz		11.5	12.3		
2	Т	Run supply current FEI mode, all modules off	RI <sub>DD</sub>	20 MHz	3	9.5	—	mA	–40 to 85
	Т		1.00	8 MHz		4.6	_		40 10 00
	Т			1 MHz		1.0			
3	Т	Run supply current	RI <sub>DD</sub>	16 kHz FBILP	3	152	—	μA	-40 to 85
Ū	Т	LPRS = 0, all modules off		16 kHz FBELP		115			10 10 00
4	т	Run supply current LPRS = 1, all modules off, running from Flash	RI <sub>DD</sub>	16 kHz FBELP	3	21.9	_	μA	-40 to 85
+	т	Run supply current LPRS = 1, all modules off, running from RAM			5	7.3	_	μΛ	-40 10 05
	С			25.165 MHz		5.74	6.00		
5	Т	Wait mode supply current FEI mode, all modules off	WI <sub>DD</sub>	20 MHz	3	4.57		mA	40 to 85
5	Т		DD	8 MHz	3	2			
	Т			1 MHz		0.73	—		

Table 8. Supply Current Characteristics

Num	с	Para	ameter	Symbol	Bus Freq	V <sub>DD</sub> (V)	Typical <sup>1</sup>	Max	Unit	Temp (°C)
	Р				—		0.35	0.65		-40 to 25C
	С					3	0.8	1.0		70
6	Ρ	Stop2 mode su	upply current	521	_		2.0	4.5	μA	85
0	С		pply current	S2I <sub>DD</sub>	_		0.25	0.50	μΛ	-40 to 25
	С				_	2	0.65	0.85		70
	С				_		1.5	3.5		85
	Р				_		0.45	1.00		-40 to 25
	С				_	3	1.5	2.3		70
7	Р	Stop3 mode su	Stop3 mode supply current				4	8	μA	85
1	С	no clocks active	e	S3I <sub>DD</sub>			0.35	0.70	μπ	-40 to 25
	С				_	2	1	2		70
	С				_		3.5	6.0		85
8	Т		EREFSTEN=1		32 kHz		500		nA	
9	Т		IREFSTEN=1		32 kHz		70	_	μΑ	
10	Т		TPM PWM		100 Hz		12	_	μA	
11	Т		SCI, SPI, or IIC		300 bps		15	—	μΑ	
12	т	Low power mode adders:	RTC using LPO		1 kHz	3	200	_	nA	-40 to 85
13	т		RTC using ICSERCLK		32 kHz		1	_	μA	
14	Т		LVD		n/a		100		μA	
15	Т		ACMP		n/a	1	20		μA	

Table 8.	Supply	Current	Characteristics	(continued)
----------	--------	---------	-----------------	-------------

<sup>1</sup> Data in Typical column was characterized at 3.0 V, 25 °C or is typical recommended value.

#### Table 9. Stop Mode Adders

Num	с	Parameter	Condition		Units			
Nulli	U	Farameter	Condition	<b>-40</b> °C	<b>25</b> °C	<b>70</b> °C	<b>85</b> °C	Units
1	Т	LPO	—	50	75	100	150	nA
2	Т	ERREFSTEN	RANGE = HGO = 0	1000	1000	1100	1500	nA
3	Т	IREFSTEN <sup>1</sup>	—	63	70	77	81	μA
4	Т	RTC	Does not include clock source current	50	75	100	150	nA
5	Т	LVD <sup>1</sup>	LVDSE = 1	90	100	110	115	μA
6	Т	ACMP <sup>1</sup>	Not using the bandgap (BGBE = 0)	18	20	22	23	μΑ
7	Т	ADC <sup>1</sup>	ADLPC = ADLSMP = 1 Not using the bandgap (BGBE = 0)	95	106	114	120	μΑ

<sup>1</sup> Not available in stop2 mode.

# 3.8 External Oscillator (XOSCVLP) Characteristics

Reference Figure 11 and Figure 12 for crystal or resonator circuits.

#### Table 10. XOSC and ICS Specifications (Temperature Range = -40 to 85°C Ambient)

Num	С	Characteristic	Symbol	Min	Typical <sup>1</sup>	Max	Unit
1	С	Oscillator crystal or resonator (EREFS = 1, ERCLKEN = 1) Low range (RANGE = 0) High range (RANGE = 1), high gain (HGO = 1) High range (RANGE = 1), low power (HGO = 0)	f <sub>lo</sub> f <sub>hi</sub> f <sub>hi</sub>	32 1 1		38.4 16 8	kHz MHz MHz
2	D	Load capacitors Low range (RANGE=0), low power (HGO=0) Other oscillator settings	C <sub>1</sub> C <sub>2</sub>	See Note <sup>2</sup> See Note <sup>3</sup>			
3	D	Feedback resistor Low range, low power (RANGE=0, HGO=0) <sup>2</sup> Low range, High Gain (RANGE=0, HGO=1) High range (RANGE=1, HGO=X)	R <sub>F</sub>		— 10 1		MΩ
4	D	Series resistor — Low range, low power (RANGE = 0, HGO = 0) <sup>2</sup> Low range, high gain (RANGE = 0, HGO = 1) High range, low power (RANGE = 1, HGO = 0) High range, high gain (RANGE = 1, HGO = 1) $\geq 8$ MHz 4 MHz 1 MHz	R <sub>S</sub>	 	 100 0 0 0 0	  10 20	kΩ
5	С	Crystal start-up time <sup>4</sup> Low range, low power Low range, high power High range, low power High range, high power	<sup>t</sup> CSTL <sup>t</sup> CSTH	 	200 400 5 15	 	ms
6	D	Square wave input clock frequency (EREFS = 0, ERCLKEN = 1) FEE mode FBE or FBELP mode	f <sub>extal</sub>	0.03125 0	_	40 40	MHz MHz

<sup>1</sup> Data in Typical column is characterized at 3.0 V, 25 °C or is typical recommended value.

<sup>2</sup> Load capacitors ( $C_1$ , $C_2$ ), feedback resistor ( $R_F$ ) and series resistor ( $R_S$ ) are incorporated internally when RANGE=HGO=0.

<sup>3</sup> See crystal or resonator manufacturer's recommendation.

<sup>4</sup> Proper PC board layout procedures must be followed to achieve specifications.





Figure 11. Typical Crystal or Resonator Circuit: High Range and Low Range/High Gain





# 3.9 Internal Clock Source (ICS) Characteristics

Table 11. ICS Frequency Specifications (Temperature Range = -40 to 85°C Ambient)

Num	С	Chara	acteristic	Symbol	Min	Typical <sup>1</sup>	Мах	Unit
1	Ρ	Average internal reference fre	equency — factory trimmed	f <sub>int_t</sub>		32.768		kHz
2	С	Average internal reference fre	f <sub>int_ut</sub>	31.25	—	39.06	kHz	
3	Т	Internal reference start-up tin	t <sub>IRST</sub>	_	5	10	μs	
	Ρ		Low range (DFR = 00)	f <sub>dco_u</sub>	16	—	20	
4	Ρ	DCO output frequency _trimmed <sup>2</sup>	Mid range (DFR = 01)		32	—	40	MHz
	Ρ		High range (DFR = 10)		48	—	60	
	Ρ	DCO output frequency <sup>2</sup>	Low range (DFR = 00)		_	19.92	_	
5	Ρ	reference = 32768 Hz and	Mid range (DFR = 01)	f <sub>dco_DMX32</sub>	_	39.85	_	MHz
	Ρ	DMX32 = 1	High range (DFR = 10)		_	59.77	_	
6	С	Resolution of trimmed DCO output frequency at fixed voltage and temperature (using FTRIM)		$\Delta f_{dco\_res\_t}$	_	±0.1	±0.2	%f <sub>dco</sub>
7	С	Resolution of trimmed DCO of and temperature (not using F	output frequency at fixed voltage TRIM)	$\Delta f_{dco\_res\_t}$		±0.2	±0.4	%f <sub>dco</sub>

Num	С	Characteristic	Symbol	Min	Typical <sup>1</sup>	Max	Unit
8	С	C Total deviation of trimmed DCO output frequency over voltage and temperature			0.5 -1.0	±2	%f <sub>dco</sub>
9	C Total deviation of trimmed DCO output frequency over fixed voltage and temperature range of 0 °C to 70 °C		$\Delta f_{dco_t}$	_	±0.5	±1	%f <sub>dco</sub>
10	С	FLL acquisition time <sup>3</sup>		_	—	1	ms
11	С	Long term jitter of DCO output clock (averaged over 2-ms interval) <sup>4</sup>	C <sub>Jitter</sub>	_	0.02	0.2	%f <sub>dco</sub>

Table 11. ICS Frequency Specifications (Temperature Range = -40 to 85°C Ambient) (continued)

 $^1\,$  Data in Typical column is characterized at 3.0 V, 25 °C or is typical recommended value.

<sup>2</sup> The resulting bus clock frequency must not exceed the maximum specified bus clock frequency of the device.

<sup>3</sup> This specification applies to any time the FLL reference source or reference divider is changed, trim value changed or changing from FLL disabled (FBELP, FBILP) to FLL enabled (FEI, FEE, FBE, FBI). If a crystal/resonator is being used as the reference, this specification assumes it is already running.

<sup>4</sup> Jitter is the average deviation from the programmed frequency measured over the specified interval at maximum f<sub>Bus</sub>. Measurements are made with the device powered by filtered supplies and clocked by a stable external clock signal. Noise injected into the FLL circuitry via V<sub>DD</sub> and V<sub>SS</sub> and variation in crystal oscillator frequency increase the C<sub>Jitter</sub> percentage for a given interval.

### 3.10 AC Characteristics

This section describes timing characteristics for each peripheral system.

### 3.10.1 Control Timing

Num	С	Rating	Symbol	Min	Typical <sup>1</sup>	Max	Unit
1	D	Bus frequency (t_{cyc} = 1/f_{Bus}) $V_{DD} \leq 2.1 V \\ 2.1 < V_{DD} \leq 2.4 V \\ V_{DD} > 2.4 V s$	f <sub>Bus</sub>	DC	_	10 20 25.165	MHz
2	D	Internal low power oscillator period	t <sub>LPO</sub>	700	_	1300	μs
3	D	External reset pulse width <sup>2</sup>	t <sub>extrst</sub>	100	_	_	ns
4	D	Reset low drive	t <sub>rstdrv</sub>	$34  imes t_{cyc}$	_	_	ns
5	D	BKGD/MS setup time after issuing background debug force reset to enter user or BDM modes	t <sub>MSSU</sub>	500	_	_	ns
6	D	BKGD/MS hold time after issuing background debug force reset to enter user or BDM modes <sup>3</sup>	t <sub>MSH</sub>	100	_	_	μs
7	D	IRQ pulse width Asynchronous path <sup>2</sup> Synchronous path <sup>4</sup>	t <sub>ILIH,</sub> t <sub>IHIL</sub>	100 1.5 × t <sub>cyc</sub>		_	ns

Table 12. Control Timing

Num	С	Rating	Symbol	Min	Typical <sup>1</sup>	Мах	Unit
8	D	Keyboard interrupt pulse width Asynchronous path <sup>2</sup> Synchronous path <sup>5</sup>	t <sub>ILIH,</sub> t <sub>IHIL</sub>	100 1.5 × t <sub>cyc</sub>		_	ns
9	с	Port rise and fall time — Low output drive (PTxDS = 0) (load = 50 pF) <sup>5</sup> Slew rate control disabled (PTxSE = 0) Slew rate control enabled (PTxSE = 1)	t <sub>Rise</sub> , t <sub>Fall</sub>		8 31		ns
		Port rise and fall time — High output drive (PTxDS = 1) (load = 50 pF) Slew rate control disabled (PTxSE = 0) Slew rate control enabled (PTxSE = 1)	t <sub>Rise</sub> , t <sub>Fall</sub>		7 24		ns
10	С	Voltage regulator recovery time	t <sub>VRR</sub>	_	4	—	μS

#### Table 12. Control Timing (continued)

<sup>1</sup> Typical values are based on characterization data at  $V_{DD}$  = 3.0 V, 25 °C unless otherwise stated.

<sup>2</sup> This is the shortest pulse that is guaranteed to be recognized as a reset pin request. Shorter pulses are not guaranteed to override reset requests from internal sources.

 $^3$  To enter BDM mode following a POR, BKGD/MS must be held low during the power-up and for a hold time of t<sub>MSH</sub> after V<sub>DD</sub> rises above V<sub>LVD</sub>.

<sup>4</sup> This is the minimum pulse width that is guaranteed to pass through the pin synchronization circuitry. Shorter pulses may or may not be recognized. In stop mode, the synchronizer is bypassed so shorter pulses can be recognized in that case.

 $^5\,$  Timing is shown with respect to 20%  $V_{DD}$  and 80%  $V_{DD}$  levels. Temperature range –40 °C to 85 °C.




Figure 14. IRQ/KBIPx Timing

### 3.10.2 TPM Module Timing

Synchronizer circuits determine the shortest input pulses that can be recognized or the fastest clock that can be used as the optional external source to the timer counter. These synchronizers operate from the current bus rate clock.

No.	С	Function	Symbol	Min	Max	Unit
1	D	External clock frequency	f <sub>TCLK</sub>	0	f <sub>Bus</sub> /4	Hz
2	D	External clock period	t <sub>TCLK</sub>	4	_	t <sub>cyc</sub>
3	D	External clock high time	t <sub>clkh</sub>	1.5	_	t <sub>cyc</sub>
4	D	External clock low time	t <sub>clkl</sub>	1.5	_	t <sub>cyc</sub>
5	D	Input capture pulse width	t <sub>ICPW</sub>	1.5	_	t <sub>cyc</sub>

Table 13. TPM Input Timing




Figure 15. Timer External Clock




Figure 16. Timer Input Capture Pulse

### 3.10.3 SPI Timing

Table 14 and Figure 17 through Figure 20 describe the timing requirements for the SPI system.


Table 14. SPI Timing

No.	С	Function	Symbol	Min	Max	Unit
_	D	Operating frequency Master Slave	f <sub>op</sub>	f <sub>Bus</sub> /2048 0	f <sub>Bus</sub> /2 <sup>1</sup> f <sub>Bus</sub> /4	Hz
1	D	SPSCK period Master Slave	t <sub>SPSCK</sub>	2 4	2048 —	t <sub>cyc</sub> t <sub>cyc</sub>
2	D	Enable lead time Master Slave	t <sub>Lead</sub>	1/2 1		t <sub>SPSCK</sub> t <sub>cyc</sub>
3	D	Enable lag time Master Slave	t <sub>Lag</sub>	1/2 1	_	t <sub>SPSCK</sub> t <sub>cyc</sub>

No.	С	Function	Symbol	Min	Мах	Unit
4	D	Clock (SPSCK) high or low time Master Slave	t <sub>WSPSCK</sub>	t <sub>cyc</sub> – 30 t <sub>cyc</sub> – 30	1024 t <sub>cyc</sub>	ns ns
5	D	Data setup time (inputs) Master Slave	t <sub>SU</sub>	15 15		ns ns
6	D	Data hold time (inputs) Master Slave	t <sub>ні</sub>	0 25		ns ns
7	D	Slave access time	t <sub>a</sub>	—	1	t <sub>cyc</sub>
8	D	Slave MISO disable time	t <sub>dis</sub>	—	1	t <sub>cyc</sub>
9	D	Data valid (after SPSCK edge) Master Slave	t <sub>v</sub>		25 25	ns ns
10	D	Data hold time (outputs) Master Slave	t <sub>HO</sub>	0 0		ns ns
11	D	Rise time Input Output	t <sub>RI</sub> t <sub>RO</sub>		t <sub>cyc</sub> – 25 25	ns ns
12	D	Fall time Input Output	t <sub>FI</sub> t <sub>FO</sub>	—	t <sub>cyc</sub> – 25 25	ns ns

#### Table 14. SPI Timing (continued)

<sup>1</sup> Max operating frequency limited to 8 MHz when input filter disabled and high output drive strength enabled. Max operating frequency limited to 5 MHz when input filter enabled and high output drive strength disabled.




#### NOTES:

1.  $\overline{SS}$  output mode (DDS7 = 1, SSOE = 1).

2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.






1.  $\overline{SS}$  output mode (DDS7 = 1, SSOE = 1).

2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.




MC9S08QE32 Series MCU Data Sheet, Rev. 7

**Electrical Characteristics** 



1. Not defined but normally MSB of character just received





1. Not defined but normally LSB of character just received

Figure 20. SPI Slave Timing (CPHA = 1)

# 3.11 Analog Comparator (ACMP) Electricals

**Table 15. Analog Comparator Electrical Specifications** 

С	Characteristic	Symbol	Min	Typical	Max	Unit
D	Supply voltage	V <sub>DD</sub>	1.8	_	3.6	V
Р	Supply current (active)	I <sub>DDAC</sub>	_	20	35	μA
D	Analog input voltage	V <sub>AIN</sub>	V <sub>SS</sub> – 0.3	_	V <sub>DD</sub>	V
Р	Analog input offset voltage	V <sub>AIO</sub>	_	20	40	mV
С	Analog comparator hysteresis	V <sub>H</sub>	3.0	9.0	15.0	mV
Р	Analog input leakage current	I <sub>ALKG</sub>	_	_	1.0	μA
С	Analog comparator initialization delay	t <sub>AINIT</sub>			1.0	μs

# **3.12 ADC Characteristics**

#### Table 16. 12-Bit ADC Operating Conditions

С	Characteristic	Conditions	Symb	Min	Typical <sup>1</sup>	Max	Unit	Comment
	Supply voltage	Absolute	V <sub>DDAD</sub>	1.8	—	3.6	V	_
D		Delta to V <sub>DD</sub> (V <sub>DD</sub> – V <sub>DDAD</sub> ) <sup>2</sup>	$\Delta V_{DDAD}$	-100	0	100	mV	_
D	Ground voltage	Delta to V <sub>SS</sub> (V <sub>SS</sub> – V <sub>SSAD</sub> ) <sup>2</sup>	$\Delta V_{SSAD}$	-100	0	100	mV	_
D	Input voltage	_	V <sub>ADIN</sub>	V <sub>REFL</sub>	_	$V_{REFH}$	V	—
с	Input capacitance	_	C <sub>ADIN</sub>	—	4.5	5.5	pF	—
с	Input resistance	—	R <sub>ADIN</sub>	_	5	7	kΩ	—
	Analog source resistance	12-bit mode f <sub>ADCK</sub> > 4 MHz f <sub>ADCK</sub> < 4 MHz		_	_	2 5		External to MCU
С		10-bit mode f <sub>ADCK</sub> > 4 MHz f <sub>ADCK</sub> < 4 MHz	R <sub>AS</sub>			5 10	kΩ	
		8-bit mode (all valid f <sub>ADCK</sub> )		—	—	10		
	ADC	High speed (ADLPC = 0)		0.4	—	8.0	N 41 1-	_
D	conversion clock freq.	Low power (ADLPC = 1)	f <sub>ADCK</sub>	0.4	_	4.0	MHz	

<sup>1</sup> Typical values assume V<sub>DDAD</sub> = 3.0 V, Temp = 25 °C, f<sub>ADCK</sub>=1.0 MHz unless otherwise stated. Typical values are for reference only and are not tested in production.

<sup>2</sup> DC potential difference.




Figure 21. ADC Input Impedance Equivalency Diagram

С	Characteristic	Conditions	Symbol	Min	Typ <sup>1</sup>	Мах	Unit	Comment
Т	Supply current ADLPC = 1 ADLSMP = 1 ADCO = 1		I <sub>DDAD</sub>	_	120	_	μA	
Т	Supply current ADLPC = 1 ADLSMP = 0 ADCO = 1		I <sub>DDAD</sub>	_	202	_	μA	
т	Supply current ADLPC = 0 ADLSMP = 1 ADCO = 1		I <sub>DDAD</sub>	_	288	_	μA	
Ρ	Supply current ADLPC = 0 ADLSMP = 0 ADCO = 1		I <sub>DDAD</sub>	_	0.532	1	mA	
Р	ADC	High speed (ADLPC = 0)	4	2	3.3	5		t <sub>ADACK</sub> =
٢	asynchronous clock source	Low power (ADLPC = 1)	f <sub>ADACK</sub>	1.25	2	3.3	MHz	1/f <sub>ADACK</sub>


Table 17. ADC Characteristics	(V <sub>REFH</sub> =	V <sub>DDAD</sub> ,	$V_{REFL} = V_{SSA}$	(D
-------------------------------	----------------------	---------------------	----------------------	----

**Ordering Information** 

# 4 Ordering Information

This section contains ordering information for the MC9S08QE32 series of MCUs.

Example of the device numbering system:



# 5 Package Information

Pin Count	Package Type	Abbreviation	Designator	Case No.	Document No.
48	Quad Flat No-Leads	QFN	FT	1314	98ARH99048A
44	Low Quad Flat Package	LQFP	LD	824D	98ASS23225W
32	Low Quad Flat Package	LQFP	LC	873A	98ASH70029A
32	Quad Flat No-Leads	QFN	FM	1582	98ARE10566D
28	Small Outline Integrated Circuit	SOIC	WL	751F	98ASB42345B

#### Table 19. Package Descriptions

### 5.1 Mechanical Drawings

The following pages are mechanical drawings for the packages described in Table 19. For the latest available drawings please visit our web site (http://www.freescale.com) and enter the package's document number into the keyword search box.