



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	S08
Core Size	8-Bit
Speed	50MHz
Connectivity	I ² C, LINbus, SCI, SPI
Peripherals	LVD, PWM, WDT
Number of I/O	26
Program Memory Size	16KB (16K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 10x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	32-LQFP
Supplier Device Package	32-LQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/mc9s08qe16clc

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Table of Contents

1	MCL	J Block Diagram
2	Pin A	Assignments
3	Elec	trical Characteristics
	3.1	Introduction
	3.2	Parameter Classification
	3.3	Absolute Maximum Ratings9
	3.4	Thermal Characteristics
	3.5	ESD Protection and Latch-Up Immunity 12
	3.6	DC Characteristics
	3.7	Supply Current Characteristics 16
	3.8	External Oscillator (XOSCVLP) Characteristics 18

	3.9 Internal Clock Source (ICS) Characteristics 19
	3.10 AC Characteristics
	3.10.1Control Timing
	3.10.2TPM Module Timing 21
	3.10.3SPI Timing
	3.11 Analog Comparator (ACMP) Electricals 26
	3.12 ADC Characteristics
	3.13 Flash Specifications
4	Ordering Information 30
5	Package Information
	5.1 Mechanical Drawings 30

Revision History

To provide the most up-to-date information, the revision of our documents on the World Wide Web will be the most current. Your printed copy may be an earlier revision. To verify you have the latest information available, refer to:

http://freescale.com/

The following revision history table summarizes changes contained in this document.

Revision	Date	Description of Changes
1	7/2/2008	Initial public released.
2	10/7/2008	Updated the Stop2 and Stop3 mode supply current, and RI _{DD} in FEI mode with all modules on at 25.165 MHz in the Table 8 Supply Current Characteristics. Replaced the stop mode adders section from Table 8 with an individual Table 9 Stop Mode Adders with new specifications.
3	11/4/2008	Updated operating voltage in Table 7.
4	5/4/2009	Added 10×10 mm information to 44 LQFP in the front page. In Table 7, added $II_{OZTOT}I$. In Table 11, updated typicals and Max. for t_{IRST} . In Table 16, removed the Rev. Voltage High item. Updated Table 17.
5	8/27/2009	Updated f _{int_t} and f _{int_ut} in the Table 11.
6	10/13/2009	Corrected the package size descriptions on the cover
7	9/16/2011	Added new package of 32-pin QFN.

Related Documentation

Find the most current versions of all documents at: http://www.freescale.com


Reference Manual (MC9S08QE32RM)

Contains extensive product information including modes of operation, memory, resets and interrupts, register definition, port pins, CPU, and all module information.

Pin Assignments

2 Pin Assignments

This section shows the pin assignments for the MC9S08QE32 series devices.



Pins in **bold** are lost in the next lower pin count package.

Figure 2. 48-Pin QFN





Figure 3. 44-Pin LQFP

Pin Assignments



Pins in **bold** are lost in the next lower pin count package.

Figure 4. 32-Pin LQFP/QFN

Pin Assignments




Figure 5. 28-Pin SOIC

Table 1. MC9S08QE32 Series Pin Assignment by Package and Pin Sharing Priority

Pin Number			< Lowest	Priority	> Highest			
48	44	32	28	Port Pin	Alt 1	Alt 2	Alt 3	Alt 4
1	1	1	_	PTD1	KBI2P1			
2	2	2	-	PTD0	KBI2P0			
3	3	—		PTE7	TPM3CLK			
4	4	3	5					V _{DD}
5	5	4	6					V _{DDAD}
6	6							V _{REFH}
7	7	5	7					V _{REFL}
8	8							V _{SSAD}
9	9	6	8					V _{SS}
10	10	7	9	PTB7	SCL ¹			EXTAL
11	11	8	10	PTB6	SDA ¹			XTAL
12	_	_		PTE6				
13	_	—		PTE5				
14	12	9	11	PTB5	TPM1CH1	SS ²		
15	13	10	12	PTB4	TPM2CH1	MISO ²		
16	14	11	13	PTC3	TPM3CH3			
17	15	12	14	PTC2	TPM3CH2			
18	16	—		PTD7	KBI2P7			

Rating	Symbol	Value	Unit
Operating temperature range (packaged)	T _A	T _L to T _H –40 to 85	°C
Maximum junction temperature	T _{JM}	95	°C
Thermal resistance Single-layer board	<u>·</u>		·
48-pin QFN		81	
44-pin LQFP		68	1
32-pin LQFP	θ _{JA}	66	°C/W
32-pin QFN		92	
28-pin SOIC		57	
Thermal resistance Four-layer board			
48-pin QFN		26	
44-pin LQFP		46	
32-pin LQFP	θ_{JA}	54	°C/W
32-pin QFN		33	1
28-pin SOIC	—]	42	

The average chip-jun

$$T_{J} = T_{A} + (P_{D} \times \theta_{JA})$$
 Eqn. 1

where:

 T_A = Ambient temperature, °C θ_{JA} = Package thermal resistance, junction-to-ambient, °C/W $P_D = P_{int} + P_{I/O}$ $P_{int} = I_{DD} \times V_{DD}$, Watts — chip internal power $P_{1/O}$ = Power dissipation on input and output pins — user determined

For most applications, $P_{I/O} \ll P_{int}$ and can be neglected. An approximate relationship between P_D and T_J (if $P_{I/O}$ is neglected) is:

$$P_{D} = K \div (T_{J} + 273^{\circ}C)$$
 Eqn. 2

Solving Equation 1 and Equation 2 for K gives:

$$\mathbf{K} = \mathbf{P}_{\mathbf{D}} \times (\mathbf{T}_{\mathbf{A}} + \mathbf{273^{\circ}C}) + \theta_{\mathbf{JA}} \times (\mathbf{P}_{\mathbf{D}})^{2} \qquad \qquad Eqn. 3$$

where K is a constant pertaining to the particular part. K can be determined from equation 3 by measuring P_D (at equilibrium) for a known T_A. Using this value of K, the values of P_D and T_J can be obtained by solving Equation 1 and Equation 2 iteratively for any value of T_A .

3.5 ESD Protection and Latch-Up Immunity

Although damage from electrostatic discharge (ESD) is much less common on these devices than on early CMOS circuits, normal handling precautions must be used to avoid exposure to static discharge. Qualification tests are performed to ensure that these devices can withstand exposure to reasonable levels of static without suffering any permanent damage.

All ESD testing is in conformity with AEC-Q100 Stress Test Qualification for Automotive Grade Integrated Circuits. During the device qualification ESD stresses were performed for the human body model (HBM), the machine model (MM) and the charge device model (CDM).

A device is defined as a failure if after exposure to ESD pulses the device no longer meets the device specification. Complete DC parametric and functional testing is performed per the applicable device specification at room temperature followed by hot temperature, unless specified otherwise in the device specification.

Model	Description	Symbol	Value	Unit
Human	Series resistance	R1	1500	Ω
Body	Storage capacitance	С	100	pF
	Number of pulses per pin	—	3	
Machine	Series resistance	R1	0	Ω
	Storage capacitance	С	200	pF
	Number of pulses per pin	—	3	
Latch-up	Minimum input voltage limit		-2.5	V
	Maximum input voltage limit		7.5	V

Table 5. ESD and Latch-up Test Conditions

Table 6. ESD and Latch-Up Protection Characteristics

No.	Rating ¹	Symbol	Min	Max	Unit
1	Human body model (HBM)	V _{HBM}	±2000	—	V
2	Machine model (MM)	V _{MM}	±200	—	V
3	Charge device model (CDM)	V _{CDM}	±500	_	V
4	Latch-up current at $T_A = 85^{\circ}C$	I _{LAT}	±100		mA

¹ Parameter is achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted.

3.6 DC Characteristics

This section includes information about power supply requirements and I/O pin characteristics.

Num	С	(Characteristic	Symbol	Condition	Min	Typical ¹	Max	Unit	
		Operating Vo								
1			V _{DD} rising V _{DD} falling			2.0 1.8	—	3.6	V	
	С	Output high voltage ²	All I/O pins, low-drive strength		1.8 V, I _{Load} = -2 mA	V _{DD} – 0.5	—	—		
2	Ρ		All I/O pins,	V _{OH}	$2.7 \text{ V}, \text{ I}_{\text{Load}} = -10 \text{ mA}$		—	—	V	
	T C		high-drive strength		2.3 V, $I_{Load} = -6 \text{ mA}$	V _{DD} – 0.5	—	—		
		Output high			1.8V, I _{Load} = -3 mA	V _{DD} – 0.5				
3	D	current	Max total I _{OH} for all ports	I _{OHT}		—	—	100	mA	
	С		All I/O pins, low-drive strength		1.8 V, I _{Load} = 2 mA	_	_	0.5		
4	Ρ	Output low - voltage	All I/O pins,	V _{OL}	2.7 V, I _{Load} = 10 mA			0.5	V	
	Т	voltage	high-drive strength		2.3 V, I _{Load} = 6 mA	—	—	0.5		
	С				1.8 V, I _{Load} = 3 mA	—	—	0.5		
5	D	Output low current	Max total I _{OL} for all ports	I _{OLT}		—	—	100	mA	
6	Ρ	Input high	all digital inputs	V _{IH}	V_{DD} > 2.3 V	$0.70 \times V_{DD}$	—	—		
•	С	voltage		. 14	$V_{DD} \le 1.8 V$	$0.85 \times V_{DD}$	—	—	v	
7	P	Input low all digital inputs V_{IL} $V_{DD} > 2.7 V$ voltage $V_{DD} \le 1.8 V$		—	—	0.35 x V _{DD}				
	С	-		V _{DD} ≤ 1.8 V		—	—	0.30 x V _{DD}		
8	С	Input hysteresis	all digital inputs	V _{hys}		0.06 x V _{DD}	—	—	mV	
9	Ρ	Input Ieakage current	all input only pins (Per pin)	ll _{In} l	$V_{In} = V_{DD} \text{ or } V_{SS}$	—	_	1	μA	
10	Ρ	Hi-Z (off-state) leakage current	all input/output (per pin)	II _{OZ} I	$V_{ln} = V_{DD} \text{ or } V_{SS}$	_	_	1	μA	
11	С	Total leakage combined for all inputs and Hi-Z pins	All input only and I/O	li _{oztot} i	$V_{ln} = V_{DD} \text{ or } V_{SS}$	_	_	2	μΑ	
11	Ρ	Pullup, Pulldown resistors	all digital inputs, when enabled	R _{PU,} R _{PD}		17.5	_	52.5	kΩ	
		DC injection	Single pin limit	_		-0.2		0.2	mA	
12	D	current ^{3, 4, –}	Total MCU limit, includes sum of all stressed pins	I _{IC}	$V_{IN} < V_{SS}, V_{IN} > V_{DD}$	-5	_	5	mA	
13	С	Input Capacit	ance, all pins	C _{In}		—	—	8	pF	
14	С	RAM retentio	-	V _{RAM}			0.6	1.0	V	
15	С	POR re-arm	voltage ⁶	V _{POR}		0.9	1.4	2.0	V	

Table 7. DC Characteristics

Num	С	Characteristic	Symbol	Condition	Min	Typical ¹	Max	Unit
16	D	POR re-arm time	t _{POR}		10	—	—	μS
17	Ρ	Low-voltage detection threshold — high range	V _{LVDH}	V _{DD} falling V _{DD} rising	2.11 2.16	2.16 2.21	2.22 2.27	V
18	Ρ	Low-voltage detection threshold — low range	V _{LVDL}	V _{DD} falling V _{DD} rising	1.80 1.88	1.82 1.90	1.91 1.99	V
19	Ρ	Low-voltage warning threshold — high range	V _{LVWH}	V _{DD} falling V _{DD} rising	2.36 2.36	2.46 2.46	2.56 2.56	V
20	Ρ	Low-voltage warning threshold — low range	V _{LVWL}	V _{DD} falling V _{DD} rising	2.11 2.16	2.16 2.21	2.22 2.27	V
21	С	Low-voltage inhibit reset/recover hysteresis	V _{hys}		_	80		mV
22	Ρ	Bandgap Voltage Reference ⁷	V _{BG}		1.15	1.17	1.18	V

Table 7. DC Characteristics (continued)

¹ Typical values are measured at 25 °C. Characterized, not tested

 2 As the supply voltage rises, the LVD circuit will hold the MCU in reset until the supply has risen above V_{LVDL}.

 3 All functional non-supply pins, except for PTA5 are internally clamped to V_{SS} and V_{DD}.

⁴ Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive and negative clamp voltages, then use the larger of the two values.

⁵ Power supply must maintain regulation within operating V_{DD} range during instantaneous and operating maximum current conditions. If positive injection current ($V_{In} > V_{DD}$) is greater than I_{DD} , the injection current may flow out of V_{DD} and could result in external power supply going out of regulation. Ensure external V_{DD} load will shunt current greater than maximum injection current. This will be the greatest risk when the MCU is not consuming power. Examples are: if no system clock is present, or if clock rate is very low (which would reduce overall power consumption).

⁶ Maximum is highest voltage that POR is guaranteed.

⁷ Factory trimmed at V_{DD} = 3.0 V, Temp = 25 °C







Figure 6. Pullup and Pulldown Typical Resistor Values (V_{DD} = 3.0 V)













¹ Not available in stop2 mode.

3.8 External Oscillator (XOSCVLP) Characteristics

Reference Figure 11 and Figure 12 for crystal or resonator circuits.

Table 10. XOSC and ICS Specifications (Temperature Range = -40 to 85°C Ambient)

Num	С	Characteristic	Symbol	Min	Typical ¹	Max	Unit
1	С	Oscillator crystal or resonator (EREFS = 1, ERCLKEN = 1) Low range (RANGE = 0) High range (RANGE = 1), high gain (HGO = 1) High range (RANGE = 1), low power (HGO = 0)	f _{lo} f _{hi} f _{hi}	32 1 1		38.4 16 8	kHz MHz MHz
2	D	Load capacitors Low range (RANGE=0), low power (HGO=0) Other oscillator settings	C ₁ C ₂		See Note ² See Note ³		
3	D	Feedback resistor Low range, low power (RANGE=0, HGO=0) ² Low range, High Gain (RANGE=0, HGO=1) High range (RANGE=1, HGO=X)	R _F		— 10 1		MΩ
4	D	Series resistor — Low range, low power (RANGE = 0, HGO = 0) ² Low range, high gain (RANGE = 0, HGO = 1) High range, low power (RANGE = 1, HGO = 0) High range, high gain (RANGE = 1, HGO = 1) ≥ 8 MHz 4 MHz 1 MHz	R _S	 	 100 0 0 0 0	 10 20	kΩ
5	С	Crystal start-up time ⁴ Low range, low power Low range, high power High range, low power High range, high power	^t CSTL ^t CSTH	 	200 400 5 15	 	ms
6	D	Square wave input clock frequency (EREFS = 0, ERCLKEN = 1) FEE mode FBE or FBELP mode	f _{extal}	0.03125 0	_	40 40	MHz MHz

¹ Data in Typical column is characterized at 3.0 V, 25 °C or is typical recommended value.

² Load capacitors (C_1 , C_2), feedback resistor (R_F) and series resistor (R_S) are incorporated internally when RANGE=HGO=0.

³ See crystal or resonator manufacturer's recommendation.

⁴ Proper PC board layout procedures must be followed to achieve specifications.

Num	С	Rating	Symbol	Min	Typical ¹	Мах	Unit
8	D	Keyboard interrupt pulse width Asynchronous path ² Synchronous path ⁵	t _{ILIH,} t _{IHIL}	100 1.5 × t _{cyc}	_	_	ns
9	с	Port rise and fall time — Low output drive (PTxDS = 0) (load = 50 pF) ⁵ Slew rate control disabled (PTxSE = 0) Slew rate control enabled (PTxSE = 1)	t _{Rise} , t _{Fall}		8 31		ns
		Port rise and fall time — High output drive (PTxDS = 1) (load = 50 pF) Slew rate control disabled (PTxSE = 0) Slew rate control enabled (PTxSE = 1)	t _{Rise} , t _{Fall}		7 24		ns
10	С	Voltage regulator recovery time	t _{VRR}	_	4	—	μS

Table 12. Control Timing (continued)

¹ Typical values are based on characterization data at V_{DD} = 3.0 V, 25 °C unless otherwise stated.

² This is the shortest pulse that is guaranteed to be recognized as a reset pin request. Shorter pulses are not guaranteed to override reset requests from internal sources.

 3 To enter BDM mode following a POR, BKGD/MS must be held low during the power-up and for a hold time of t_{MSH} after V_{DD} rises above V_{LVD}.

⁴ This is the minimum pulse width that is guaranteed to pass through the pin synchronization circuitry. Shorter pulses may or may not be recognized. In stop mode, the synchronizer is bypassed so shorter pulses can be recognized in that case.

 $^5\,$ Timing is shown with respect to 20% V_{DD} and 80% V_{DD} levels. Temperature range –40 °C to 85 °C.




Figure 14. IRQ/KBIPx Timing

3.10.2 TPM Module Timing

Synchronizer circuits determine the shortest input pulses that can be recognized or the fastest clock that can be used as the optional external source to the timer counter. These synchronizers operate from the current bus rate clock.

No.	С	Function	Symbol	Min	Max	Unit
1	D	External clock frequency	f _{TCLK}	0	f _{Bus} /4	Hz
2	D	External clock period	t _{TCLK}	4	_	t _{cyc}
3	D	External clock high time	t _{clkh}	1.5	_	t _{cyc}
4	D	External clock low time	t _{clkl}	1.5	_	t _{cyc}
5	D	Input capture pulse width	t _{ICPW}	1.5	_	t _{cyc}

Table 13. TPM Input Timing




Figure 15. Timer External Clock




Figure 16. Timer Input Capture Pulse

3.10.3 SPI Timing

Table 14 and Figure 17 through Figure 20 describe the timing requirements for the SPI system.

Table 14. SPI Timing


No.	С	Function	Symbol	Min	Max	Unit
_	D	Operating frequency Master Slave	f _{op}	f _{Bus} /2048 0	f _{Bus} /2 ¹ f _{Bus} /4	Hz
1	D	SPSCK period Master Slave	t _{SPSCK}	2 4	2048 —	t _{cyc} t _{cyc}
2	D	Enable lead time Master Slave	t _{Lead}	1/2 1		t _{SPSCK} t _{cyc}
3	D	Enable lag time Master Slave	t _{Lag}	1/2 1	_	t _{SPSCK} t _{cyc}

No.	С	Function	Symbol	Min	Мах	Unit
4	D	Clock (SPSCK) high or low time Master Slave	t _{WSPSCK}	$t_{cyc} - 30$ $t_{cyc} - 30$	1024 t _{cyc}	ns ns
5	D	Data setup time (inputs) Master Slave	t _{SU}	15 15		ns ns
6	D	Data hold time (inputs) Master Slave	t _{ні}	0 25		ns ns
7	D	Slave access time	t _a	—	1	t _{cyc}
8	D	Slave MISO disable time	t _{dis}	—	1	t _{cyc}
9	D	Data valid (after SPSCK edge) Master Slave	t _v		25 25	ns ns
10	D	Data hold time (outputs) Master Slave	t _{HO}	0 0		ns ns
11	D	Rise time Input Output	t _{RI} t _{RO}		t _{cyc} – 25 25	ns ns
12	D	Fall time Input Output	t _{FI} t _{FO}		t _{cyc} – 25 25	ns ns

Table 14. SPI Timing (continued)


¹ Max operating frequency limited to 8 MHz when input filter disabled and high output drive strength enabled. Max operating frequency limited to 5 MHz when input filter enabled and high output drive strength disabled.

Electrical Characteristics



1. Not defined but normally MSB of character just received





1. Not defined but normally LSB of character just received

Figure 20. SPI Slave Timing (CPHA = 1)

3.11 Analog Comparator (ACMP) Electricals

Table 15. Analog Comparator Electrical Specifications

С	Characteristic	Symbol	Min	Typical	Max	Unit
D	Supply voltage	V _{DD}	1.8	_	3.6	V
Р	Supply current (active)	I _{DDAC}	_	20	35	μA
D	Analog input voltage	V _{AIN}	V _{SS} – 0.3	_	V _{DD}	V
Р	Analog input offset voltage	V _{AIO}	_	20	40	mV
С	Analog comparator hysteresis	V _H	3.0	9.0	15.0	mV
Р	Analog input leakage current	I _{ALKG}	_	_	1.0	μA
С	Analog comparator initialization delay	t _{AINIT}			1.0	μs

3.12 ADC Characteristics

Table 16. 12-Bit ADC Operating Conditions

С	Characteristic	Conditions	Symb	Min	Typical ¹	Max	Unit	Comment
	Supply voltage	Absolute	V _{DDAD}	1.8	—	3.6	V	_
D		Delta to V _{DD} (V _{DD} – V _{DDAD}) ²	ΔV_{DDAD}	-100	0	100	mV	_
D	Ground voltage	Delta to V _{SS} (V _{SS} – V _{SSAD}) ²	ΔV_{SSAD}	-100	0	100	mV	_
D	Input voltage	_	V _{ADIN}	V _{REFL}	_	V_{REFH}	V	—
с	Input capacitance	_	C _{ADIN}	_	4.5	5.5	pF	—
с	Input resistance	—	R _{ADIN}	_	5	7	kΩ	—
	Analog source resistance	12-bit mode f _{ADCK} > 4 MHz f _{ADCK} < 4 MHz			_	2 5		
С		10-bit mode f _{ADCK} > 4 MHz f _{ADCK} < 4 MHz	R _{AS}			5 10	kΩ	External to MCU
		8-bit mode (all valid f _{ADCK})		—	—	10		
	ADC	High speed (ADLPC = 0)	4	0.4	—	8.0	N 41 1-	
D	conversion clock freq.	Low power (ADLPC = 1)	f _{ADCK}	0.4	_	4.0	MHz	—

¹ Typical values assume V_{DDAD} = 3.0 V, Temp = 25 °C, f_{ADCK}=1.0 MHz unless otherwise stated. Typical values are for reference only and are not tested in production.

² DC potential difference.




Figure 21. ADC Input Impedance Equivalency Diagram

С	Characteristic	Conditions	Symbol	Min	Typ ¹	Мах	Unit	Comment
Т	Supply current ADLPC = 1 ADLSMP = 1 ADCO = 1		I _{DDAD}	_	120	_	μA	
Т	Supply current ADLPC = 1 ADLSMP = 0 ADCO = 1		I _{DDAD}	_	202	_	μA	
т	Supply current ADLPC = 0 ADLSMP = 1 ADCO = 1		I _{DDAD}	_	288	_	μA	
Ρ	Supply current ADLPC = 0 ADLSMP = 0 ADCO = 1		I _{DDAD}	_	0.532	1	mA	
	ADC	High speed (ADLPC = 0)	4	2	3.3	5	MHz	t _{ADACK} =
Ρ	asynchronous clock source	Low power (ADLPC = 1)	f _{ADACK}	1.25	2	3.3		¹ /f _{ADACK}

Table 17. ADC Characteristics	(V _{REFH} =	V _{DDAD} ,	$V_{REFL} = V_{SSA}$	D)
-------------------------------	----------------------	---------------------	----------------------	----

¹ Typical values assume V_{DDAD} = 3.0 V, Temp = 25 °C, f_{ADCK} = 1.0 MHz unless otherwise stated. Typical values are for reference only and are not tested in production.

² 1 LSB =
$$(V_{REFH} - V_{REFL})/2^{N}$$

- ³ Monotonicity and No-missing-codes guaranteed in 10-bit and 8-bit modes
- ⁴ Based on input pad leakage current. Refer to pad electricals.

3.13 Flash Specifications

This section provides details about program/erase times and program-erase endurance for flash memory.

Program and erase operations do not require any special power sources other than the normal V_{DD} supply. For more detailed information about program/erase operations, see MC9S08QE32 Series Reference Manual Chapter 4 Memory.

С	Characteristic	Symbol	Min	Typical	Мах	Unit	
D	Supply voltage for program/erase -40 °C to 85 °C	V _{prog/erase}	1.8 — 3.6		3.6	V	
D	Supply voltage for read operation	V _{Read}	1.8	—	3.6	V	
D	Internal FCLK frequency ¹	f _{FCLK}	150	—	200	kHz	
D	Internal FCLK period (1/FCLK)	t _{Fcyc}	5	—	6.67	μs	
Р	Byte program time (random location) ⁽²⁾	t _{prog}		9			
Р	Byte program time (burst mode) ⁽²⁾	t _{Burst}		4			
Р	Page erase time ²	t _{Page}		4000		t _{Fcyc}	
Р	Mass erase time ⁽²⁾	t _{Mass}		20,000		t _{Fcyc}	
	Byte program current ³	R _{IDDBP}	_	4	—	mA	
	Page erase current ³	R _{IDDPE}	_	6	—	mA	
С	Program/erase endurance ⁴ T _L to T _H = -40 °C to 85 °C T = 25 °C		10,000	 100,000		cycles	
С	Data retention ⁵	t _{D_ret}	15	100	_	years	

Table 18. Flash Characteristics

¹ The frequency of this clock is controlled by software setting.

² These values are hardware state machine controlled. User code does not need to count cycles. This information is supplied for calculating approximate time to program and erase.

³ The program and erase currents are additional to the standard run I_{DD} . These values are measured at room temperatures with $V_{DD} = 3.0$ V, bus frequency = 4.0 MHz.

⁴ Typical endurance for flash was evaluated for this product family on the 9S12Dx64. For additional information on how Freescale defines typical endurance, please refer to Engineering Bulletin EB619, *Typical Endurance for Nonvolatile Memory.*

⁵ Typical data retention values are based on intrinsic capability of the technology measured at high temperature and de-rated to 25°C using the Arrhenius equation. For additional information on how Freescale defines typical data retention, please refer to Engineering Bulletin EB618, *Typical Data Retention for Nonvolatile Memory.*

How to Reach Us:

Home Page:

www.freescale.com

Web Support: http://www.freescale.com/support

USA/Europe or Locations Not Listed:

Freescale Semiconductor, Inc. Technical Information Center, EL516 2100 East Elliot Road Tempe, Arizona 85284 1-800-521-6274 or +1-480-768-2130 www.freescale.com/support

Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) www.freescale.com/support

Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

Asia/Pacific:

Freescale Semiconductor China Ltd. Exchange Building 23F No. 118 Jianguo Road Chaoyang District Beijing 100022 China +86 10 5879 8000 support.asia@freescale.com

For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center P.O. Box 5405 Denver, Colorado 80217 1-800-441-2447 or +1-303-675-2140 Fax: +1-303-675-2150 LDCForFreescaleSemiconductor@hibbertgroup.com Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.



Freescale ™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc. 2008-2011. All rights reserved.

MC9S08QE32 Rev. 7 9/2011