




Welcome to [E-XFL.COM](#)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |                                                                                                                                                           |
|----------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status             | Active                                                                                                                                                    |
| Core Processor             | S08                                                                                                                                                       |
| Core Size                  | 8-Bit                                                                                                                                                     |
| Speed                      | 50MHz                                                                                                                                                     |
| Connectivity               | I <sup>2</sup> C, LINbus, SCI, SPI                                                                                                                        |
| Peripherals                | LVD, PWM, WDT                                                                                                                                             |
| Number of I/O              | 26                                                                                                                                                        |
| Program Memory Size        | 32KB (32K x 8)                                                                                                                                            |
| Program Memory Type        | FLASH                                                                                                                                                     |
| EEPROM Size                | -                                                                                                                                                         |
| RAM Size                   | 2K x 8                                                                                                                                                    |
| Voltage - Supply (Vcc/Vdd) | 1.8V ~ 3.6V                                                                                                                                               |
| Data Converters            | A/D 10x12b                                                                                                                                                |
| Oscillator Type            | Internal                                                                                                                                                  |
| Operating Temperature      | -40°C ~ 85°C (TA)                                                                                                                                         |
| Mounting Type              | Surface Mount                                                                                                                                             |
| Package / Case             | 32-VFQFN Exposed Pad                                                                                                                                      |
| Supplier Device Package    | 32-QFN-EP (5x5)                                                                                                                                           |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/nxp-semiconductors/mc9s08qe32cfm">https://www.e-xfl.com/product-detail/nxp-semiconductors/mc9s08qe32cfm</a> |

# Table of Contents

|     |                                              |    |        |                                             |    |
|-----|----------------------------------------------|----|--------|---------------------------------------------|----|
| 1   | MCU Block Diagram                            | 3  | 3.9    | Internal Clock Source (ICS) Characteristics | 19 |
| 2   | Pin Assignments                              | 4  | 3.10   | AC Characteristics                          | 20 |
| 3   | Electrical Characteristics                   | 9  | 3.10.1 | Control Timing                              | 20 |
| 3.1 | Introduction                                 | 9  | 3.10.2 | TPM Module Timing                           | 21 |
| 3.2 | Parameter Classification                     | 9  | 3.10.3 | SPI Timing                                  | 22 |
| 3.3 | Absolute Maximum Ratings                     | 9  | 3.11   | Analog Comparator (ACMP) Electricals        | 26 |
| 3.4 | Thermal Characteristics                      | 10 | 3.12   | ADC Characteristics                         | 26 |
| 3.5 | ESD Protection and Latch-Up Immunity         | 12 | 3.13   | Flash Specifications                        | 29 |
| 3.6 | DC Characteristics                           | 12 | 4      | Ordering Information                        | 30 |
| 3.7 | Supply Current Characteristics               | 16 | 5      | Package Information                         | 30 |
| 3.8 | External Oscillator (XOSCVP) Characteristics | 18 | 5.1    | Mechanical Drawings                         | 30 |

## Revision History

To provide the most up-to-date information, the revision of our documents on the World Wide Web will be the most current. Your printed copy may be an earlier revision. To verify you have the latest information available, refer to:

<http://freescale.com/>

The following revision history table summarizes changes contained in this document.


| Revision | Date       | Description of Changes                                                                                                                                                                                                                                                                                                                 |
|----------|------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 1        | 7/2/2008   | Initial public released.                                                                                                                                                                                                                                                                                                               |
| 2        | 10/7/2008  | Updated the Stop2 and Stop3 mode supply current, and $R_{IDD}$ in FEI mode with all modules on at 25.165 MHz in the <a href="#">Table 8</a> Supply Current Characteristics.<br>Replaced the stop mode adders section from <a href="#">Table 8</a> with an individual <a href="#">Table 9</a> Stop Mode Adders with new specifications. |
| 3        | 11/4/2008  | Updated operating voltage in <a href="#">Table 7</a> .                                                                                                                                                                                                                                                                                 |
| 4        | 5/4/2009   | Added 10×10 mm information to 44 LQFP in the front page.<br>In <a href="#">Table 7</a> , added $I_{OZTOT}$ .<br>In <a href="#">Table 11</a> , updated typicals and Max. for $t_{IRST}$ .<br>In <a href="#">Table 16</a> , removed the Rev. Voltage High item.<br>Updated <a href="#">Table 17</a> .                                    |
| 5        | 8/27/2009  | Updated $f_{int\_t}$ and $f_{int\_ut}$ in the <a href="#">Table 11</a> .                                                                                                                                                                                                                                                               |
| 6        | 10/13/2009 | Corrected the package size descriptions on the cover                                                                                                                                                                                                                                                                                   |
| 7        | 9/16/2011  | Added new package of 32-pin QFN.                                                                                                                                                                                                                                                                                                       |

## Related Documentation

Find the most current versions of all documents at: <http://www.freescale.com>


### Reference Manual (MC9S08QE32RM)

Contains extensive product information including modes of operation, memory, resets and interrupts, register definition, port pins, CPU, and all module information.



Pins in **bold** are lost in the next lower pin count package.

Figure 3. 44-Pin LQFP



Pins in **bold** are lost in the next lower pin count package.

**Figure 4. 32-Pin LQFP/QFN**

Table 1. MC9S08QE32 Series Pin Assignment by Package and Pin Sharing Priority (continued)

| Pin Number |    |    |    | <-- Lowest Priority --> Highest |                              |                    |                    |                     |
|------------|----|----|----|---------------------------------|------------------------------|--------------------|--------------------|---------------------|
| 48         | 44 | 32 | 28 | Port Pin                        | Alt 1                        | Alt 2              | Alt 3              | Alt 4               |
| 19         | 17 | —  | —  | PTD6                            | KBI2P6                       |                    |                    |                     |
| 20         | 18 | —  | —  | PTD5                            | KBI2P5                       |                    |                    |                     |
| 21         | 19 | 13 | 15 | PTC1                            | TPM3CH1                      |                    |                    |                     |
| 22         | 20 | 14 | 16 | PTC0                            | TPM3CH0                      |                    |                    |                     |
| 23         | 21 | 15 | 17 | PTB3                            | KBI1P7                       | MOSI <sup>2</sup>  |                    | ADP7                |
| 24         | 22 | 16 | 18 | PTB2                            | KBI1P6                       | SPSCK <sup>2</sup> |                    | ADP6                |
| 25         | 23 | 17 | 19 | PTB1                            | KBI1P5                       | TxD1               |                    | ADP5                |
| 26         | 24 | 18 | 20 | PTB0                            | KBI1P4                       | RxD1               |                    | ADP4                |
| 27         | 25 | 19 | 21 | PTA7                            | TPM2CH2                      |                    |                    | ADP9                |
| 28         | 26 | 20 | 22 | PTA6                            | TPM1CH2                      |                    |                    | ADP8                |
| 29         | —  | —  | —  | PTE4                            |                              |                    |                    |                     |
| 30         | 27 | —  | —  |                                 |                              |                    |                    | V <sub>DD</sub>     |
| 31         | 28 | —  | —  |                                 |                              |                    |                    | V <sub>SS</sub>     |
| 32         | 29 | —  | —  | PTD4                            | KBI2P4                       |                    |                    |                     |
| 33         | 30 | 21 | —  | PTD3                            | KBI2P3                       |                    |                    |                     |
| 34         | 31 | 22 | —  | PTD2                            | KBI2P2                       |                    |                    |                     |
| 35         | 32 | 23 | 23 | PTA3                            | KBI1P3                       | SCL <sup>1</sup>   |                    | ADP3                |
| 36         | 33 | 24 | 24 | PTA2                            | KBI1P2                       | SDA <sup>1</sup>   |                    | ADP2                |
| 37         | 34 | 25 | 25 | PTA1                            | KBI1P1                       | TPM2CH0            | ADP1 <sup>3</sup>  | ACMP1 <sup>3</sup>  |
| 38         | 35 | 26 | 26 | PTA0                            | KBI1P0                       | TPM1CH0            | ADP0 <sup>3</sup>  | ACMP1+ <sup>3</sup> |
| 39         | 36 | 27 | 27 | PTC7                            | TxD2                         |                    |                    | ACMP2–              |
| 40         | 37 | 28 | 28 | PTC6                            | RxD2                         |                    |                    | ACMP2+              |
| 41         | —  | —  | —  | PTE3                            | $\overline{SS}$ <sup>2</sup> |                    |                    |                     |
| 42         | 38 | —  | —  | PTE2                            | MISO <sup>2</sup>            |                    |                    |                     |
| 43         | 39 | —  | —  | PTE1                            | MOSI <sup>2</sup>            |                    |                    |                     |
| 44         | 40 | —  | —  | PTE0                            | TPM2CLK                      | SPSCK <sup>2</sup> |                    |                     |
| 45         | 41 | 29 | 1  | PTC5                            | TPM3CH5                      |                    |                    | ACMP2O              |
| 46         | 42 | 30 | 2  | PTC4                            | TPM3CH4                      |                    |                    |                     |
| 47         | 43 | 31 | 3  | PTA5                            | IRQ                          | TPM1CLK            | $\overline{RESET}$ |                     |
| 48         | 44 | 32 | 4  | PTA4                            | ACMP1O                       | BKGD               | MS                 |                     |

<sup>1</sup> IIC pins, SCL and SDA can be repositioned using IICPS in SOPT2; default reset locations are PTA3 and PTA2.

<sup>2</sup> SPI pins ( $\overline{SS}$ , MISO, MOSI, and SPSCK) can be repositioned using SPIPS in SOPT2. Default locations are PTB5, PTB4, PTB3, and PTB2.

<sup>3</sup> If ADC and ACMP1 are enabled, both modules will have access to the pin.

**Table 3. Absolute Maximum Ratings**

| Rating                                                                                          | Symbol    | Value                  | Unit |
|-------------------------------------------------------------------------------------------------|-----------|------------------------|------|
| Supply voltage                                                                                  | $V_{DD}$  | -0.3 to +3.8           | V    |
| Maximum current into $V_{DD}$                                                                   | $I_{DD}$  | 120                    | mA   |
| Digital input voltage                                                                           | $V_{In}$  | -0.3 to $V_{DD} + 0.3$ | V    |
| Instantaneous maximum current<br>Single pin limit (applies to all port pins) <sup>1, 2, 3</sup> | $I_D$     | ±25                    | mA   |
| Storage temperature range                                                                       | $T_{stg}$ | -55 to 150             | °C   |

<sup>1</sup> Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive ( $V_{DD}$ ) and negative ( $V_{SS}$ ) clamp voltages, then use the larger of the two resistance values.

<sup>2</sup> All functional non-supply pins, except for PTA5 are internally clamped to  $V_{SS}$  and  $V_{DD}$ .

<sup>3</sup> Power supply must maintain regulation within operating  $V_{DD}$  range during instantaneous and operating maximum current conditions. If positive injection current ( $V_{In} > V_{DD}$ ) is greater than  $I_{DD}$ , the injection current may flow out of  $V_{DD}$  and could result in external power supply going out of regulation. Ensure external  $V_{DD}$  load will shunt current greater than maximum injection current. This will be the greatest risk when the MCU is not consuming power. Examples are: if no system clock is present, or if the clock rate is very low (which would reduce overall power consumption).

### 3.4 Thermal Characteristics

This section provides information about operating temperature range, power dissipation, and package thermal resistance. Power dissipation on I/O pins is usually small compared to the power dissipation in on-chip logic and voltage regulator circuits, and it is user-determined rather than being controlled by the MCU design. To take  $P_{I/O}$  into account in power calculations, determine the difference between actual pin voltage and  $V_{SS}$  or  $V_{DD}$  and multiply by the pin current for each I/O pin. Except in cases of unusually high pin current (heavy loads), the difference between pin voltage and  $V_{SS}$  or  $V_{DD}$  will be very small.

Table 7. DC Characteristics

| Num | C | Characteristic                                                                      | Symbol                               | Condition                                                             | Min                    | Typical <sup>1</sup> | Max                    | Unit |
|-----|---|-------------------------------------------------------------------------------------|--------------------------------------|-----------------------------------------------------------------------|------------------------|----------------------|------------------------|------|
| 1   |   | Operating Voltage<br><div>V<sub>DD</sub> rising<br/>V<sub>DD</sub> falling</div>    |                                      |                                                                       | 2.0<br>1.8             | —                    | 3.6                    | V    |
| 2   | C | Output high voltage <sup>2</sup><br><div>All I/O pins,<br/>low-drive strength</div> | V <sub>OH</sub>                      | 1.8 V, I <sub>Load</sub> = −2 mA                                      | V <sub>DD</sub> − 0.5  | —                    | —                      | V    |
|     | P | 2.7 V, I <sub>Load</sub> = −10 mA                                                   |                                      | V <sub>DD</sub> − 0.5                                                 | —                      | —                    |                        |      |
|     | T | 2.3 V, I <sub>Load</sub> = −6 mA                                                    |                                      | V <sub>DD</sub> − 0.5                                                 | —                      | —                    |                        |      |
|     | C | 1.8V, I <sub>Load</sub> = −3 mA                                                     |                                      | V <sub>DD</sub> − 0.5                                                 | —                      | —                    |                        |      |
| 3   | D | Output high current<br>Max total I <sub>OH</sub> for all ports                      | I <sub>OHT</sub>                     |                                                                       | —                      | —                    | 100                    | mA   |
| 4   | C | Output low voltage<br><div>All I/O pins,<br/>low-drive strength</div>               | V <sub>OL</sub>                      | 1.8 V, I <sub>Load</sub> = 2 mA                                       | —                      | —                    | 0.5                    | V    |
|     | P | 2.7 V, I <sub>Load</sub> = 10 mA                                                    |                                      | —                                                                     | —                      | 0.5                  |                        |      |
|     | T | 2.3 V, I <sub>Load</sub> = 6 mA                                                     |                                      | —                                                                     | —                      | 0.5                  |                        |      |
|     | C | 1.8 V, I <sub>Load</sub> = 3 mA                                                     |                                      | —                                                                     | —                      | 0.5                  |                        |      |
| 5   | D | Output low current<br>Max total I <sub>OL</sub> for all ports                       | I <sub>OLT</sub>                     |                                                                       | —                      | —                    | 100                    | mA   |
| 6   | P | Input high voltage<br>all digital inputs                                            | V <sub>IH</sub>                      | V <sub>DD</sub> > 2.3 V                                               | 0.70 x V <sub>DD</sub> | —                    | —                      | V    |
|     | C |                                                                                     |                                      | V <sub>DD</sub> ≤ 1.8 V                                               | 0.85 x V <sub>DD</sub> | —                    | —                      |      |
| 7   | P | Input low voltage<br>all digital inputs                                             | V <sub>IL</sub>                      | V <sub>DD</sub> > 2.7 V                                               | —                      | —                    | 0.35 x V <sub>DD</sub> |      |
|     | C |                                                                                     |                                      | V <sub>DD</sub> ≤ 1.8 V                                               | —                      | —                    | 0.30 x V <sub>DD</sub> |      |
| 8   | C | Input hysteresis<br>all digital inputs                                              | V <sub>hys</sub>                     |                                                                       | 0.06 x V <sub>DD</sub> | —                    | —                      | mV   |
| 9   | P | Input leakage current<br>all input only pins<br>(Per pin)                           | I <sub>In</sub>                      | V <sub>In</sub> = V <sub>DD</sub> or V <sub>SS</sub>                  | —                      | —                    | 1                      | μA   |
| 10  | P | Hi-Z (off-state) leakage current<br>all input/output<br>(per pin)                   | I <sub>OZ</sub>                      | V <sub>In</sub> = V <sub>DD</sub> or V <sub>SS</sub>                  | —                      | —                    | 1                      | μA   |
| 11  | C | Total leakage combined for all inputs and Hi-Z pins<br>All input only and I/O       | I <sub>OZTOT</sub>                   | V <sub>In</sub> = V <sub>DD</sub> or V <sub>SS</sub>                  | —                      | —                    | 2                      | μA   |
| 11  | P | Pullup, Pulldown resistors<br>all digital inputs, when enabled                      | R <sub>PU</sub> ,<br>R <sub>PD</sub> |                                                                       | 17.5                   | —                    | 52.5                   | kΩ   |
| 12  | D | DC injection current <sup>3, 4, 5</sup><br>Single pin limit                         | I <sub>IC</sub>                      | V <sub>IN</sub> < V <sub>SS</sub> , V <sub>IN</sub> > V <sub>DD</sub> | −0.2                   | —                    | 0.2                    | mA   |
|     |   | Total MCU limit, includes sum of all stressed pins                                  |                                      |                                                                       | −5                     | —                    | 5                      | mA   |
| 13  | C | Input Capacitance, all pins                                                         | C <sub>In</sub>                      |                                                                       | —                      | —                    | 8                      | pF   |
| 14  | C | RAM retention voltage                                                               | V <sub>RAM</sub>                     |                                                                       | —                      | 0.6                  | 1.0                    | V    |
| 15  | C | POR re-arm voltage <sup>6</sup>                                                     | V <sub>POR</sub>                     |                                                                       | 0.9                    | 1.4                  | 2.0                    | V    |




Figure 7. Typical Low-Side Driver (Sink) Characteristics — Low Drive (PTxDSn = 0)




Figure 8. Typical Low-Side Driver (Sink) Characteristics — High Drive (PTxDSn = 1)




Figure 9. Typical High-Side (Source) Characteristics — Low Drive (PTxDSn = 0)






Figure 10. Typical High-Side (Source) Characteristics — High Drive (PTxDSn = 1)

### 3.7 Supply Current Characteristics

This section includes information about power supply current in various operating modes.

Table 8. Supply Current Characteristics

| Num | C | Parameter                                                              | Symbol            | Bus Freq     | V <sub>DD</sub> (V) | Typical <sup>1</sup> | Max  | Unit | Temp (°C) |
|-----|---|------------------------------------------------------------------------|-------------------|--------------|---------------------|----------------------|------|------|-----------|
| 1   | P | Run supply current<br>FEI mode, all modules on                         | R <sub>I</sub> DD | 25.165 MHz   | 3                   | 13                   | 14   | mA   | -40 to 25 |
|     | P |                                                                        |                   |              |                     | 14                   | 15   |      | 85        |
|     | T |                                                                        |                   |              |                     | 13.75                | —    | mA   | -40 to 85 |
|     | T |                                                                        |                   |              |                     | 5.59                 | —    |      |           |
|     | T |                                                                        |                   |              |                     | 1.03                 | —    |      |           |
| 2   | C | Run supply current<br>FEI mode, all modules off                        | R <sub>I</sub> DD | 25.165 MHz   | 3                   | 11.5                 | 12.3 | mA   | -40 to 85 |
|     | T |                                                                        |                   | 20 MHz       |                     | 9.5                  | —    |      |           |
|     | T |                                                                        |                   | 8 MHz        |                     | 4.6                  | —    |      |           |
|     | T |                                                                        |                   | 1 MHz        |                     | 1.0                  | —    |      |           |
| 3   | T | Run supply current<br>LPRS = 0, all modules off                        | R <sub>I</sub> DD | 16 kHz FBILP | 3                   | 152                  | —    | μA   | -40 to 85 |
|     | T |                                                                        |                   | 16 kHz FBELP |                     | 115                  | —    |      |           |
| 4   | T | Run supply current<br>LPRS = 1, all modules off,<br>running from Flash | R <sub>I</sub> DD | 16 kHz FBELP | 3                   | 21.9                 | —    | μA   | -40 to 85 |
|     | T | Run supply current<br>LPRS = 1, all modules off,<br>running from RAM   |                   |              |                     | 7.3                  | —    |      |           |
| 5   | C | Wait mode supply current<br>FEI mode, all modules off                  | W <sub>I</sub> DD | 25.165 MHz   | 3                   | 5.74                 | 6.00 | mA   | -40 to 85 |
|     | T |                                                                        |                   | 20 MHz       |                     | 4.57                 | —    |      |           |
|     | T |                                                                        |                   | 8 MHz        |                     | 2                    | —    |      |           |
|     | T |                                                                        |                   | 1 MHz        |                     | 0.73                 | —    |      |           |

Table 8. Supply Current Characteristics (continued)

| Num | C | Parameter                                     |                     | Symbol            | Bus Freq | V <sub>DD</sub> (V) | Typical <sup>1</sup> | Max  | Unit | Temp (°C)   |
|-----|---|-----------------------------------------------|---------------------|-------------------|----------|---------------------|----------------------|------|------|-------------|
| 6   | P | Stop2 mode supply current                     |                     | S2I <sub>DD</sub> | —        | 3                   | 0.35                 | 0.65 | μA   | –40 to 25°C |
|     | C |                                               |                     |                   | —        |                     | 0.8                  | 1.0  |      | 70          |
|     | P |                                               |                     |                   | —        |                     | 2.0                  | 4.5  |      | 85          |
|     | C |                                               |                     |                   | —        | 2                   | 0.25                 | 0.50 |      | –40 to 25   |
|     | C |                                               |                     |                   | —        |                     | 0.65                 | 0.85 |      | 70          |
|     | C |                                               |                     |                   | —        |                     | 1.5                  | 3.5  |      | 85          |
| 7   | P | Stop3 mode supply current<br>no clocks active |                     | S3I <sub>DD</sub> | —        | 3                   | 0.45                 | 1.00 | μA   | –40 to 25   |
|     | C |                                               |                     |                   | —        |                     | 1.5                  | 2.3  |      | 70          |
|     | P |                                               |                     |                   | —        |                     | 4                    | 8    |      | 85          |
|     | C |                                               |                     |                   | —        | 2                   | 0.35                 | 0.70 |      | –40 to 25   |
|     | C |                                               |                     |                   | —        |                     | 1                    | 2    |      | 70          |
|     | C |                                               |                     |                   | —        |                     | 3.5                  | 6.0  |      | 85          |
| 8   | T | Low power<br>mode adders:                     | EREFSTEN=1          |                   | 32 kHz   | 3                   | 500                  | —    | nA   | –40 to 85   |
| 9   | T |                                               | IREFSTEN=1          |                   | 32 kHz   |                     | 70                   | —    | μA   |             |
| 10  | T |                                               | TPM PWM             |                   | 100 Hz   |                     | 12                   | —    | μA   |             |
| 11  | T |                                               | SCI, SPI, or IIC    |                   | 300 bps  |                     | 15                   | —    | μA   |             |
| 12  | T |                                               | RTC using LPO       |                   | 1 kHz    |                     | 200                  | —    | nA   |             |
| 13  | T |                                               | RTC using IC SERCLK |                   | 32 kHz   |                     | 1                    | —    | μA   |             |
| 14  | T |                                               | LVD                 |                   | n/a      |                     | 100                  | —    | μA   |             |
| 15  | T |                                               | ACMP                |                   | n/a      |                     | 20                   | —    | μA   |             |

<sup>1</sup> Data in Typical column was characterized at 3.0 V, 25 °C or is typical recommended value.

Table 9. Stop Mode Adders

| Num | C | Parameter             | Condition                                              | Temperature |      |      |      | Units |
|-----|---|-----------------------|--------------------------------------------------------|-------------|------|------|------|-------|
|     |   |                       |                                                        | –40°C       | 25°C | 70°C | 85°C |       |
| 1   | T | LPO                   | —                                                      | 50          | 75   | 100  | 150  | nA    |
| 2   | T | EREFSTEN              | RANGE = HGO = 0                                        | 1000        | 1000 | 1100 | 1500 | nA    |
| 3   | T | IREFSTEN <sup>1</sup> | —                                                      | 63          | 70   | 77   | 81   | μA    |
| 4   | T | RTC                   | Does not include clock source current                  | 50          | 75   | 100  | 150  | nA    |
| 5   | T | LVD <sup>1</sup>      | LVDSE = 1                                              | 90          | 100  | 110  | 115  | μA    |
| 6   | T | ACMP <sup>1</sup>     | Not using the bandgap (BGBE = 0)                       | 18          | 20   | 22   | 23   | μA    |
| 7   | T | ADC <sup>1</sup>      | ADLPC = ADLSMP = 1<br>Not using the bandgap (BGBE = 0) | 95          | 106  | 114  | 120  | μA    |

<sup>1</sup> Not available in stop2 mode.

### 3.8 External Oscillator (XOSCVLP) Characteristics

Reference [Figure 11](#) and [Figure 12](#) for crystal or resonator circuits.

**Table 10. XOSC and ICS Specifications (Temperature Range = –40 to 85°C Ambient)**

| Num | C | Characteristic                                                                                                                                                                                                                                    | Symbol                           | Min                                            | Typical <sup>1</sup>              | Max                          | Unit              |
|-----|---|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------------------------------|------------------------------------------------|-----------------------------------|------------------------------|-------------------|
| 1   | C | Oscillator crystal or resonator (EREFS = 1, ERCLKEN = 1)<br>Low range (RANGE = 0)<br>High range (RANGE = 1), high gain (HGO = 1)<br>High range (RANGE = 1), low power (HGO = 0)                                                                   | $f_{lo}$<br>$f_{hi}$<br>$f_{hi}$ | 32<br>1<br>1                                   | —<br>—<br>—                       | 38.4<br>16<br>8              | kHz<br>MHz<br>MHz |
| 2   | D | Load capacitors<br>Low range (RANGE=0), low power (HGO=0)<br>Other oscillator settings                                                                                                                                                            | $C_1$<br>$C_2$                   | See Note <sup>2</sup><br>See Note <sup>3</sup> |                                   |                              |                   |
| 3   | D | Feedback resistor<br>Low range, low power (RANGE=0, HGO=0) <sup>2</sup><br>Low range, High Gain (RANGE=0, HGO=1)<br>High range (RANGE=1, HGO=X)                                                                                                   | $R_F$                            | —<br>—<br>—                                    | —<br>10<br>1                      | —<br>—<br>—                  | MΩ                |
| 4   | D | Series resistor —<br>Low range, low power (RANGE = 0, HGO = 0) <sup>2</sup><br>Low range, high gain (RANGE = 0, HGO = 1)<br>High range, low power (RANGE = 1, HGO = 0)<br>High range, high gain (RANGE = 1, HGO = 1)<br>≥ 8 MHz<br>4 MHz<br>1 MHz | $R_S$                            | —<br>—<br>—<br>—<br>—<br>—<br>—                | —<br>100<br>0<br>0<br>0<br>0<br>0 | —<br>—<br>—<br>0<br>10<br>20 | kΩ                |
| 5   | C | Crystal start-up time <sup>4</sup><br>Low range, low power<br>Low range, high power<br>High range, low power<br>High range, high power                                                                                                            | $t_{CSTL}$<br>$t_{CSTH}$         | —<br>—<br>—<br>—                               | 200<br>400<br>5<br>15             | —<br>—<br>—<br>—             | ms                |
| 6   | D | Square wave input clock frequency (EREFS = 0, ERCLKEN = 1)<br>FEE mode<br>FBE or FBELP mode                                                                                                                                                       | $f_{extal}$                      | 0.03125<br>0                                   | —<br>—                            | 40<br>40                     | MHz<br>MHz        |

<sup>1</sup> Data in Typical column is characterized at 3.0 V, 25 °C or is typical recommended value.

<sup>2</sup> Load capacitors ( $C_1, C_2$ ), feedback resistor ( $R_F$ ) and series resistor ( $R_S$ ) are incorporated internally when RANGE=HGO=0.

<sup>3</sup> See crystal or resonator manufacturer's recommendation.

<sup>4</sup> Proper PC board layout procedures must be followed to achieve specifications.




Figure 11. Typical Crystal or Resonator Circuit: High Range and Low Range/High Gain




Figure 12. Typical Crystal or Resonator Circuit: Low Range/Low Power

### 3.9 Internal Clock Source (ICS) Characteristics

Table 11. ICS Frequency Specifications (Temperature Range = –40 to 85°C Ambient)

| Num | C | Characteristic                                                                                |                       | Symbol                   | Min   | Typical <sup>1</sup> | Max   | Unit        |
|-----|---|-----------------------------------------------------------------------------------------------|-----------------------|--------------------------|-------|----------------------|-------|-------------|
| 1   | P | Average internal reference frequency — factory trimmed                                        |                       | $f_{int\_t}$             | —     | 32.768               | —     | kHz         |
| 2   | C | Average internal reference frequency — untrimmed                                              |                       | $f_{int\_ut}$            | 31.25 | —                    | 39.06 | kHz         |
| 3   | T | Internal reference start-up time                                                              |                       | $t_{IRST}$               | —     | 5                    | 10    | μs          |
| 4   | P | DCO output frequency trimmed <sup>2</sup>                                                     | Low range (DFR = 00)  | $f_{dco\_u}$             | 16    | —                    | 20    | MHz         |
|     | P |                                                                                               | Mid range (DFR = 01)  |                          | 32    | —                    | 40    |             |
|     | P |                                                                                               | High range (DFR = 10) |                          | 48    | —                    | 60    |             |
| 5   | P | DCO output frequency <sup>2</sup> reference = 32768 Hz and DMX32 = 1                          | Low range (DFR = 00)  | $f_{dco\_DMX32}$         | —     | 19.92                | —     | MHz         |
|     | P |                                                                                               | Mid range (DFR = 01)  |                          | —     | 39.85                | —     |             |
|     | P |                                                                                               | High range (DFR = 10) |                          | —     | 59.77                | —     |             |
| 6   | C | Resolution of trimmed DCO output frequency at fixed voltage and temperature (using FTRIM)     |                       | $\Delta f_{dco\_res\_t}$ | —     | ±0.1                 | ±0.2  | % $f_{dco}$ |
| 7   | C | Resolution of trimmed DCO output frequency at fixed voltage and temperature (not using FTRIM) |                       | $\Delta f_{dco\_res\_t}$ | —     | ±0.2                 | ±0.4  | % $f_{dco}$ |

Table 11. ICS Frequency Specifications (Temperature Range = –40 to 85°C Ambient) (continued)

| Num | C | Characteristic                                                                                            | Symbol              | Min | Typical <sup>1</sup> | Max | Unit        |
|-----|---|-----------------------------------------------------------------------------------------------------------|---------------------|-----|----------------------|-----|-------------|
| 8   | C | Total deviation of trimmed DCO output frequency over voltage and temperature                              | $\Delta f_{dco\_t}$ | —   | 0.5<br>–1.0          | ±2  | % $f_{dco}$ |
| 9   | C | Total deviation of trimmed DCO output frequency over fixed voltage and temperature range of 0 °C to 70 °C | $\Delta f_{dco\_t}$ | —   | ±0.5                 | ±1  | % $f_{dco}$ |
| 10  | C | FLL acquisition time <sup>3</sup>                                                                         | $t_{Acquire}$       | —   | —                    | 1   | ms          |
| 11  | C | Long term jitter of DCO output clock (averaged over 2-ms interval) <sup>4</sup>                           | $C_{Jitter}$        | —   | 0.02                 | 0.2 | % $f_{dco}$ |

<sup>1</sup> Data in Typical column is characterized at 3.0 V, 25 °C or is typical recommended value.

<sup>2</sup> The resulting bus clock frequency must not exceed the maximum specified bus clock frequency of the device.

<sup>3</sup> This specification applies to any time the FLL reference source or reference divider is changed, trim value changed or changing from FLL disabled (FBELP, FBILP) to FLL enabled (FEI, FEE, FBE, FBI). If a crystal/resonator is being used as the reference, this specification assumes it is already running.

<sup>4</sup> Jitter is the average deviation from the programmed frequency measured over the specified interval at maximum  $f_{Bus}$ . Measurements are made with the device powered by filtered supplies and clocked by a stable external clock signal. Noise injected into the FLL circuitry via  $V_{DD}$  and  $V_{SS}$  and variation in crystal oscillator frequency increase the  $C_{Jitter}$  percentage for a given interval.

## 3.10 AC Characteristics

This section describes timing characteristics for each peripheral system.

### 3.10.1 Control Timing

Table 12. Control Timing

| Num | C | Rating                                                                                                        | Symbol               | Min                         | Typical <sup>1</sup> | Max                | Unit |
|-----|---|---------------------------------------------------------------------------------------------------------------|----------------------|-----------------------------|----------------------|--------------------|------|
| 1   | D | Bus frequency ( $t_{cyc} = 1/f_{Bus}$ )<br>$V_{DD} \leq 2.1V$<br>$2.1 < V_{DD} \leq 2.4V$<br>$V_{DD} > 2.4Vs$ | $f_{Bus}$            | DC                          | —                    | 10<br>20<br>25.165 | MHz  |
| 2   | D | Internal low power oscillator period                                                                          | $t_{LPO}$            | 700                         | —                    | 1300               | μs   |
| 3   | D | External reset pulse width <sup>2</sup>                                                                       | $t_{extrst}$         | 100                         | —                    | —                  | ns   |
| 4   | D | Reset low drive                                                                                               | $t_{rstdrv}$         | $34 \times t_{cyc}$         | —                    | —                  | ns   |
| 5   | D | BKGD/MS setup time after issuing background debug force reset to enter user or BDM modes                      | $t_{MSSU}$           | 500                         | —                    | —                  | ns   |
| 6   | D | BKGD/MS hold time after issuing background debug force reset to enter user or BDM modes <sup>3</sup>          | $t_{MSH}$            | 100                         | —                    | —                  | μs   |
| 7   | D | IRQ pulse width<br>Asynchronous path <sup>2</sup><br>Synchronous path <sup>4</sup>                            | $t_{ILIH}, t_{IHIL}$ | 100<br>$1.5 \times t_{cyc}$ | —<br>—               | —<br>—             | ns   |

Table 12. Control Timing (continued)

| Num | C | Rating                                                                                                                                                                   | Symbol                  | Min                         | Typical <sup>1</sup> | Max    | Unit    |
|-----|---|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------------|-----------------------------|----------------------|--------|---------|
| 8   | D | Keyboard interrupt pulse width<br>Asynchronous path <sup>2</sup><br>Synchronous path <sup>5</sup>                                                                        | $t_{LILH}$ , $t_{HIL}$  | 100<br>$1.5 \times t_{cyc}$ | —<br>—               | —<br>— | ns      |
| 9   | C | Port rise and fall time —<br>Low output drive (PTxDS = 0) (load = 50 pF) <sup>5</sup><br>Slew rate control disabled (PTxSE = 0)<br>Slew rate control enabled (PTxSE = 1) | $t_{Rise}$ , $t_{Fall}$ | —<br>—                      | 8<br>31              | —<br>— | ns      |
|     |   | Port rise and fall time —<br>High output drive (PTxDS = 1) (load = 50 pF)<br>Slew rate control disabled (PTxSE = 0)<br>Slew rate control enabled (PTxSE = 1)             | $t_{Rise}$ , $t_{Fall}$ | —<br>—                      | 7<br>24              | —<br>— | ns      |
| 10  | C | Voltage regulator recovery time                                                                                                                                          | $t_{VRR}$               | —                           | 4                    | —      | $\mu$ s |

<sup>1</sup> Typical values are based on characterization data at  $V_{DD} = 3.0$  V, 25 °C unless otherwise stated.

<sup>2</sup> This is the shortest pulse that is guaranteed to be recognized as a reset pin request. Shorter pulses are not guaranteed to override reset requests from internal sources.

<sup>3</sup> To enter BDM mode following a POR, BKGD/MS must be held low during the power-up and for a hold time of  $t_{MSH}$  after  $V_{DD}$  rises above  $V_{LVD}$ .

<sup>4</sup> This is the minimum pulse width that is guaranteed to pass through the pin synchronization circuitry. Shorter pulses may or may not be recognized. In stop mode, the synchronizer is bypassed so shorter pulses can be recognized in that case.

<sup>5</sup> Timing is shown with respect to 20%  $V_{DD}$  and 80%  $V_{DD}$  levels. Temperature range –40 °C to 85 °C.





Figure 13. Reset Timing

Figure 14.  $\overline{IRQ}/KBIPx$  Timing

### 3.10.2 TPM Module Timing

Synchronizer circuits determine the shortest input pulses that can be recognized or the fastest clock that can be used as the optional external source to the timer counter. These synchronizers operate from the current bus rate clock.

Table 13. TPM Input Timing

| No. | C | Function                  | Symbol     | Min | Max         | Unit      |
|-----|---|---------------------------|------------|-----|-------------|-----------|
| 1   | D | External clock frequency  | $f_{TCLK}$ | 0   | $f_{Bus}/4$ | Hz        |
| 2   | D | External clock period     | $t_{TCLK}$ | 4   | —           | $t_{cyc}$ |
| 3   | D | External clock high time  | $t_{clkh}$ | 1.5 | —           | $t_{cyc}$ |
| 4   | D | External clock low time   | $t_{clkl}$ | 1.5 | —           | $t_{cyc}$ |
| 5   | D | Input capture pulse width | $t_{ICPW}$ | 1.5 | —           | $t_{cyc}$ |




Figure 15. Timer External Clock




Figure 16. Timer Input Capture Pulse

### 3.10.3 SPI Timing

Table 14 and Figure 17 through Figure 20 describe the timing requirements for the SPI system.

Table 14. SPI Timing

| No. | C | Function                               | Symbol      | Min                 | Max                          | Unit                     |
|-----|---|----------------------------------------|-------------|---------------------|------------------------------|--------------------------|
| —   | D | Operating frequency<br>Master<br>Slave | $f_{op}$    | $f_{Bus}/2048$<br>0 | $f_{Bus}/2^1$<br>$f_{Bus}/4$ | Hz                       |
| 1   | D | SPSCK period<br>Master<br>Slave        | $t_{SPSCK}$ | 2<br>4              | 2048<br>—                    | $t_{cyc}$<br>$t_{cyc}$   |
| 2   | D | Enable lead time<br>Master<br>Slave    | $t_{Lead}$  | 1/2<br>1            | —<br>—                       | $t_{SPSCK}$<br>$t_{cyc}$ |
| 3   | D | Enable lag time<br>Master<br>Slave     | $t_{Lag}$   | 1/2<br>1            | —<br>—                       | $t_{SPSCK}$<br>$t_{cyc}$ |

Table 14. SPI Timing (continued)

| No. | C | Function                                          | Symbol               | Min                              | Max                  | Unit      |
|-----|---|---------------------------------------------------|----------------------|----------------------------------|----------------------|-----------|
| 4   | D | Clock (SPSCK) high or low time<br>Master<br>Slave | $t_{WSPSCK}$         | $t_{cyc} - 30$<br>$t_{cyc} - 30$ | $1024 t_{cyc}$<br>—  | ns<br>ns  |
| 5   | D | Data setup time (inputs)<br>Master<br>Slave       | $t_{SU}$             | 15<br>15                         | —<br>—               | ns<br>ns  |
| 6   | D | Data hold time (inputs)<br>Master<br>Slave        | $t_{HI}$             | 0<br>25                          | —<br>—               | ns<br>ns  |
| 7   | D | Slave access time                                 | $t_a$                | —                                | 1                    | $t_{cyc}$ |
| 8   | D | Slave MISO disable time                           | $t_{dis}$            | —                                | 1                    | $t_{cyc}$ |
| 9   | D | Data valid (after SPSCK edge)<br>Master<br>Slave  | $t_v$                | —<br>—                           | 25<br>25             | ns<br>ns  |
| 10  | D | Data hold time (outputs)<br>Master<br>Slave       | $t_{HO}$             | 0<br>0                           | —<br>—               | ns<br>ns  |
| 11  | D | Rise time<br>Input<br>Output                      | $t_{RI}$<br>$t_{RO}$ | —<br>—                           | $t_{cyc} - 25$<br>25 | ns<br>ns  |
| 12  | D | Fall time<br>Input<br>Output                      | $t_{FI}$<br>$t_{FO}$ | —<br>—                           | $t_{cyc} - 25$<br>25 | ns<br>ns  |

<sup>1</sup> Max operating frequency limited to 8 MHz when input filter disabled and high output drive strength enabled. Max operating frequency limited to 5 MHz when input filter enabled and high output drive strength disabled.






Figure 19. SPI Slave Timing (CPHA = 0)




Figure 20. SPI Slave Timing (CPHA = 1)

### 3.11 Analog Comparator (ACMP) Electricals

Table 15. Analog Comparator Electrical Specifications

| C | Characteristic                         | Symbol      | Min            | Typical | Max      | Unit    |
|---|----------------------------------------|-------------|----------------|---------|----------|---------|
| D | Supply voltage                         | $V_{DD}$    | 1.8            | —       | 3.6      | V       |
| P | Supply current (active)                | $I_{DDAC}$  | —              | 20      | 35       | $\mu A$ |
| D | Analog input voltage                   | $V_{AIN}$   | $V_{SS} - 0.3$ | —       | $V_{DD}$ | V       |
| P | Analog input offset voltage            | $V_{AIO}$   | —              | 20      | 40       | mV      |
| C | Analog comparator hysteresis           | $V_H$       | 3.0            | 9.0     | 15.0     | mV      |
| P | Analog input leakage current           | $I_{ALKG}$  | —              | —       | 1.0      | $\mu A$ |
| C | Analog comparator initialization delay | $t_{AINIT}$ | —              | —       | 1.0      | $\mu s$ |

### 3.12 ADC Characteristics

Table 16. 12-Bit ADC Operating Conditions

| C | Characteristic             | Conditions                                              | Symb              | Min        | Typical <sup>1</sup> | Max        | Unit       | Comment         |
|---|----------------------------|---------------------------------------------------------|-------------------|------------|----------------------|------------|------------|-----------------|
| D | Supply voltage             | Absolute                                                | $V_{DDAD}$        | 1.8        | —                    | 3.6        | V          | —               |
|   |                            | Delta to $V_{DD}$ ( $V_{DD} - V_{DDAD}$ ) <sup>2</sup>  | $\Delta V_{DDAD}$ | -100       | 0                    | 100        | mV         | —               |
| D | Ground voltage             | Delta to $V_{SS}$ ( $V_{SS} - V_{SSAD}$ ) <sup>2</sup>  | $\Delta V_{SSAD}$ | -100       | 0                    | 100        | mV         | —               |
| D | Input voltage              | —                                                       | $V_{ADIN}$        | $V_{REFL}$ | —                    | $V_{REFH}$ | V          | —               |
| C | Input capacitance          | —                                                       | $C_{ADIN}$        | —          | 4.5                  | 5.5        | pF         | —               |
| C | Input resistance           | —                                                       | $R_{ADIN}$        | —          | 5                    | 7          | k $\Omega$ | —               |
| C | Analog source resistance   | 12-bit mode<br>$f_{ADCK} > 4$ MHz<br>$f_{ADCK} < 4$ MHz | $R_{AS}$          | —<br>—     | —<br>—               | 2<br>5     | k $\Omega$ | External to MCU |
|   |                            | 10-bit mode<br>$f_{ADCK} > 4$ MHz<br>$f_{ADCK} < 4$ MHz |                   | —<br>—     | —<br>—               | 5<br>10    |            |                 |
|   |                            | 8-bit mode (all valid $f_{ADCK}$ )                      |                   | —          | —                    | 10         |            |                 |
| D | ADC conversion clock freq. | High speed (ADLPC = 0)                                  | $f_{ADCK}$        | 0.4        | —                    | 8.0        | MHz        | —               |
|   |                            | Low power (ADLPC = 1)                                   |                   | 0.4        | —                    | 4.0        |            |                 |

<sup>1</sup> Typical values assume  $V_{DDAD} = 3.0$  V, Temp = 25 °C,  $f_{ADCK} = 1.0$  MHz unless otherwise stated. Typical values are for reference only and are not tested in production.

<sup>2</sup> DC potential difference.




Figure 21. ADC Input Impedance Equivalency Diagram

Table 17. ADC Characteristics ( $V_{REFH} = V_{DDAD}$ ,  $V_{REFL} = V_{SSAD}$ )

| C | Characteristic                                        | Conditions             | Symbol      | Min  | Typ <sup>1</sup> | Max | Unit    | Comment                   |
|---|-------------------------------------------------------|------------------------|-------------|------|------------------|-----|---------|---------------------------|
| T | Supply current<br>ADLPC = 1<br>ADLSMP = 1<br>ADCO = 1 |                        | $I_{DDAD}$  | —    | 120              | —   | $\mu A$ |                           |
| T | Supply current<br>ADLPC = 1<br>ADLSMP = 0<br>ADCO = 1 |                        | $I_{DDAD}$  | —    | 202              | —   | $\mu A$ |                           |
| T | Supply current<br>ADLPC = 0<br>ADLSMP = 1<br>ADCO = 1 |                        | $I_{DDAD}$  | —    | 288              | —   | $\mu A$ |                           |
| P | Supply current<br>ADLPC = 0<br>ADLSMP = 0<br>ADCO = 1 |                        | $I_{DDAD}$  | —    | 0.532            | 1   | mA      |                           |
| P | ADC asynchronous clock source                         | High speed (ADLPC = 0) | $f_{ADACK}$ | 2    | 3.3              | 5   | MHz     | $t_{ADACK} = 1/f_{ADACK}$ |
|   |                                                       | Low power (ADLPC = 1)  |             | 1.25 | 2                | 3.3 |         |                           |

Table 17. ADC Characteristics ( $V_{REFH} = V_{DDAD}$ ,  $V_{REFL} = V_{SSAD}$ ) (continued)

| C | Characteristic                          | Conditions                                 | Symbol              | Min | Typ <sup>1</sup> | Max          | Unit             | Comment                                            |
|---|-----------------------------------------|--------------------------------------------|---------------------|-----|------------------|--------------|------------------|----------------------------------------------------|
| P | Conversion time (including sample time) | Short sample (ADLSMP = 0)                  | t <sub>ADC</sub>    | —   | 20               | —            | ADCK cycles      | See reference manual for conversion time variances |
|   |                                         | Long sample (ADLSMP = 1)                   |                     | —   | 40               | —            |                  |                                                    |
| P | Sample time                             | Short sample (ADLSMP = 0)                  | t <sub>ADS</sub>    | —   | 3.5              | —            | ADCK cycles      |                                                    |
|   |                                         | Long sample (ADLSMP = 1)                   |                     | —   | 23.5             | —            |                  |                                                    |
| D | Temp sensor slope                       | –40 °C– 25 °C                              | m                   | —   | 1.646            | —            | mV/°C            |                                                    |
|   |                                         | 25 °C– 85 °C                               |                     | —   | 1.769            | —            |                  |                                                    |
| D | Temp sensor voltage                     | 25 °C                                      | V <sub>TEMP25</sub> | —   | 701.2            | —            | mV               |                                                    |
| T | Total unadjusted error                  | 12-bit mode, 3.6> V <sub>DDAD</sub> > 2.7  | E <sub>TUE</sub>    | —   | –1 to 3          | –2.5 to 5.5  | LSB <sup>2</sup> | Includes quantization                              |
| T |                                         | 12-bit mode, 2.7> V <sub>DDAD</sub> > 1.8V |                     | —   | –1 to 3          | –3.0 to 6.5  |                  |                                                    |
| P |                                         | 10-bit mode                                |                     | —   | ±1               | ±2.5         |                  |                                                    |
| P |                                         | 8-bit mode                                 |                     | —   | ±0.5             | ±1.0         |                  |                                                    |
| T | Differential non-linearity              | 12-bit mode                                | DNL                 | —   | ±1.0             | –1.5 to 2.0  | LSB <sup>2</sup> |                                                    |
| P |                                         | 10-bit mode <sup>3</sup>                   |                     | —   | ±0.5             | ±1.0         |                  |                                                    |
| P |                                         | 8-bit mode <sup>3</sup>                    |                     | —   | ±0.3             | ±0.5         |                  |                                                    |
| T | Integral non-linearity                  | 12-bit mode                                | INL                 | —   | ±1.5             | –2.5 to 2.75 | LSB <sup>2</sup> |                                                    |
| T |                                         | 10-bit mode                                |                     | —   | ±0.5             | ±1.0         |                  |                                                    |
| T |                                         | 8-bit mode                                 |                     | —   | ±0.3             | ±0.5         |                  |                                                    |
| T | Zero-scale error                        | 12-bit mode                                | E <sub>ZS</sub>     | —   | ±1.5             | ±2.5         | LSB <sup>2</sup> | V <sub>ADIN</sub> = V <sub>SSAD</sub>              |
| P |                                         | 10-bit mode                                |                     | —   | ±0.5             | ±1.5         |                  |                                                    |
| P |                                         | 8-bit mode                                 |                     | —   | ±0.5             | ±0.5         |                  |                                                    |
| T | Full-scale error                        | 12-bit mode                                | E <sub>FS</sub>     | —   | ±1.0             | –3.5 to 1.0  | LSB <sup>2</sup> | V <sub>ADIN</sub> = V <sub>DDAD</sub>              |
| P |                                         | 10-bit mode                                |                     | —   | ±0.5             | ±1           |                  |                                                    |
| P |                                         | 8-bit mode                                 |                     | —   | ±0.5             | ±0.5         |                  |                                                    |
| D | Quantization error                      | 12-bit mode                                | E <sub>Q</sub>      | —   | –1 to 0          | —            | LSB <sup>2</sup> |                                                    |
|   |                                         | 10-bit mode                                |                     | —   | —                | ±0.5         |                  |                                                    |
|   |                                         | 8-bit mode                                 |                     | —   | —                | ±0.5         |                  |                                                    |
| D | Input leakage error                     | 12-bit mode                                | E <sub>IL</sub>     | —   | ±2               | —            | LSB <sup>2</sup> | Pad leakage <sup>4</sup> * R <sub>AS</sub>         |
|   |                                         | 10-bit mode                                |                     | —   | ±0.2             | ±4           |                  |                                                    |
|   |                                         | 8-bit mode                                 |                     | —   | ±0.1             | ±1.2         |                  |                                                    |

## **How to Reach Us:**

### **Home Page:**

[www.freescale.com](http://www.freescale.com)

### **Web Support:**

<http://www.freescale.com/support>

### **USA/Europe or Locations Not Listed:**

Freescale Semiconductor, Inc.  
Technical Information Center, EL516  
2100 East Elliot Road  
Tempe, Arizona 85284  
1-800-521-6274 or +1-480-768-2130  
[www.freescale.com/support](http://www.freescale.com/support)

### **Europe, Middle East, and Africa:**

Freescale Halbleiter Deutschland GmbH  
Technical Information Center  
Schatzbogen 7  
81829 Muenchen, Germany  
+44 1296 380 456 (English)  
+46 8 52200080 (English)  
+49 89 92103 559 (German)  
+33 1 69 35 48 48 (French)  
[www.freescale.com/support](http://www.freescale.com/support)

### **Japan:**

Freescale Semiconductor Japan Ltd.  
Headquarters  
ARCO Tower 15F  
1-8-1, Shimo-Meguro, Meguro-ku,  
Tokyo 153-0064  
Japan  
0120 191014 or +81 3 5437 9125  
[support.japan@freescale.com](mailto:support.japan@freescale.com)

### **Asia/Pacific:**

Freescale Semiconductor China Ltd.  
Exchange Building 23F  
No. 118 Jianguo Road  
Chaoyang District  
Beijing 100022  
China  
+86 10 5879 8000  
[support.asia@freescale.com](mailto:support.asia@freescale.com)

### **For Literature Requests Only:**

Freescale Semiconductor Literature Distribution Center  
P.O. Box 5405  
Denver, Colorado 80217  
1-800-441-2447 or +1-303-675-2140  
Fax: +1-303-675-2150  
[LDCForFreescaleSemiconductor@hibbertgroup.com](mailto:LDCForFreescaleSemiconductor@hibbertgroup.com)

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.



Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.

© Freescale Semiconductor, Inc. 2008-2011. All rights reserved.