

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	S08
Core Size	8-Bit
Speed	50MHz
Connectivity	I ² C, LINbus, SCI, SPI
Peripherals	LVD, PWM, WDT
Number of I/O	34
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 10x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-LQFP
Supplier Device Package	44-LQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/mc9s08qe32cld

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Table of Contents

1	MCL	J Block Diagram
2	Pin A	Assignments
3	Elec	trical Characteristics
	3.1	Introduction
	3.2	Parameter Classification
	3.3	Absolute Maximum Ratings9
	3.4	Thermal Characteristics
	3.5	ESD Protection and Latch-Up Immunity 12
	3.6	DC Characteristics
	3.7	Supply Current Characteristics 16
	3.8	External Oscillator (XOSCVLP) Characteristics 18

	3.9 Internal Clock Source (ICS) Characteristics 19
	3.10 AC Characteristics
	3.10.1Control Timing
	3.10.2TPM Module Timing 21
	3.10.3SPI Timing
	3.11 Analog Comparator (ACMP) Electricals 26
	3.12 ADC Characteristics
	3.13 Flash Specifications
4	Ordering Information 30
5	Package Information
	5.1 Mechanical Drawings 30

Revision History

To provide the most up-to-date information, the revision of our documents on the World Wide Web will be the most current. Your printed copy may be an earlier revision. To verify you have the latest information available, refer to:

http://freescale.com/

The following revision history table summarizes changes contained in this document.

Revision	Date	Description of Changes
1	7/2/2008	Initial public released.
2	10/7/2008	Updated the Stop2 and Stop3 mode supply current, and RI _{DD} in FEI mode with all modules on at 25.165 MHz in the Table 8 Supply Current Characteristics. Replaced the stop mode adders section from Table 8 with an individual Table 9 Stop Mode Adders with new specifications.
3	11/4/2008	Updated operating voltage in Table 7.
4	5/4/2009	Added 10×10 mm information to 44 LQFP in the front page. In Table 7, added $II_{OZTOT}I$. In Table 11, updated typicals and Max. for t_{IRST} . In Table 16, removed the Rev. Voltage High item. Updated Table 17.
5	8/27/2009	Updated f _{int_t} and f _{int_ut} in the Table 11.
6	10/13/2009	Corrected the package size descriptions on the cover
7	9/16/2011	Added new package of 32-pin QFN.

Related Documentation

Find the most current versions of all documents at: http://www.freescale.com

Reference Manual (MC9S08QE32RM)

Contains extensive product information including modes of operation, memory, resets and interrupts, register definition, port pins, CPU, and all module information.





Figure 3. 44-Pin LQFP

Pin Assignments



Pins in **bold** are lost in the next lower pin count package.

Figure 4. 32-Pin LQFP/QFN

Pin Assignments




Figure 5. 28-Pin SOIC

Table 1. MC9S08QE32 Series Pin Assignment by Package and Pin Sharing Priority

	Pin Number			< Lowest	Priority	> Highest		
48	44	32	28	Port Pin	Alt 1	Alt 2	Alt 3	Alt 4
1	1	1	_	PTD1	KBI2P1			
2	2	2	-	PTD0	KBI2P0			
3	3	—		PTE7	TPM3CLK			
4	4	3	5					V _{DD}
5	5	4	6					V _{DDAD}
6	6							V _{REFH}
7	7	5	7					V _{REFL}
8	8							V _{SSAD}
9	9	6	8					V _{SS}
10	10	7	9	PTB7	SCL ¹			EXTAL
11	11	8	10	PTB6	SDA ¹			XTAL
12	_	_		PTE6				
13	_	—		PTE5				
14	12	9	11	PTB5	TPM1CH1	SS ²		
15	13	10	12	PTB4	TPM2CH1	MISO ²		
16	14	11	13	PTC3	TPM3CH3			
17	15	12	14	PTC2	TPM3CH2			
18	16	—		PTD7	KBI2P7			

Pin Assignments

	Pin N	umber			< Lowest	Priority	> Highest	
48	44	32	28	Port Pin	Alt 1	Alt 2	Alt 3	Alt 4
19	17	_	_	PTD6	KBI2P6			
20	18	_	-	PTD5	KBI2P5			
21	19	13	15	PTC1	TPM3CH1			
22	20	14	16	PTC0	TPM3CH0			
23	21	15	17	PTB3	KBI1P7	MOSI ²		ADP7
24	22	16	18	PTB2	KBI1P6	SPSCK ²		ADP6
25	23	17	19	PTB1	KBI1P5	TxD1		ADP5
26	24	18	20	PTB0	KBI1P4	RxD1		ADP4
27	25	19	21	PTA7	TPM2CH2			ADP9
28	26	20	22	PTA6	TPM1CH2			ADP8
29	—	_	-	PTE4				
30	27	_	-					V _{DD}
31	28	_	-					V _{SS}
32	29	_	-	PTD4	KBI2P4			
33	30	21	_	PTD3	KBI2P3			
34	31	22	-	PTD2	KBI2P2			
35	32	23	23	PTA3	KBI1P3	SCL1		ADP3
36	33	24	24	PTA2	KBI1P2	SDA ¹		ADP2
37	34	25	25	PTA1	KBI1P1	TPM2CH0	ADP1 ³	ACMP1-3
38	35	26	26	PTA0	KBI1P0	TPM1CH0	ADP0 ³	ACMP1+ ³
39	36	27	27	PTC7	TxD2			ACMP2-
40	37	28	28	PTC6	RxD2			ACMP2+
41		_	_	PTE3	SS ²			
42	38	_	_	PTE2	MISO ²			
43	39	_	_	PTE1	MOSI ²			
44	40	_	_	PTE0	TPM2CLK	SPSCK ²		
45	41	29	1	PTC5	TPM3CH5			ACMP2O
46	42	30	2	PTC4	TPM3CH4			
47	43	31	3	PTA5	IRQ	TPM1CLK	RESET	
48	44	32	4	PTA4	ACMP10	BKGD	MS	

Table 1. MC9S08QE32 Series Pin Assignment by Package and Pin Sharing Priority (continued)

¹ IIC pins, SCL and SDA can be repositioned using IICPS in SOPT2; default reset locations are PTA3 and PTA2.

 $^2\,$ SPI pins ($\overline{SS},$ MISO, MOSI, and SPSCK) can be repositioned using SPIPS in SOPT2. Default locations are PTB5, PTB4, PTB3, and PTB2.

³ If ADC and ACMP1 are enabled, both modules will have access to the pin.

3.1 Introduction

This section contains electrical and timing specifications for the MC9S08QE32 series of microcontrollers available at the time of publication.

3.2 Parameter Classification

The electrical parameters shown in this supplement are guaranteed by various methods. To give the customer a better understanding the following classification is used and the parameters are tagged accordingly in the tables where appropriate:

Table 2. Parameter	Classifications
--------------------	-----------------

Р	Those parameters are guaranteed during production testing on each individual device.
С	Those parameters are achieved by the design characterization by measuring a statistically relevant sample size across process variations.
т	Those parameters are achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted. All values shown in the typical column are within this category.
D	Those parameters are derived mainly from simulations.

NOTE

The classification is shown in the column labeled "C" in the parameter tables where appropriate.

3.3 Absolute Maximum Ratings

Absolute maximum ratings are stress ratings only, and functional operation at the maxima is not guaranteed. Stress beyond the limits specified in Table 3 may affect device reliability or cause permanent damage to the device. For functional operating conditions, refer to the remaining tables in this section.

This device contains circuitry protecting against damage due to high static voltage or electrical fields; however, it is advised that normal precautions be taken to avoid application of any voltages higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (for instance, either V_{SS} or V_{DD}) or the programmable pull-up resistor associated with the pin is enabled.

Rating	Symbol	Value	Unit
Supply voltage	V _{DD}	-0.3 to +3.8	V
Maximum current into V _{DD}	I _{DD}	120	mA
Digital input voltage	V _{In}	-0.3 to V _{DD} + 0.3	V
Instantaneous maximum current Single pin limit (applies to all port pins) ^{1, 2, 3}	Ι _D	±25	mA
Storage temperature range	T _{stg}	–55 to 150	°C

Table 3. Absolute Maximum Ratings

¹ Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive (V_{DD}) and negative (V_{SS}) clamp voltages, then use the larger of the two resistance values.

 $^2\,$ All functional non-supply pins, except for PTA5 are internally clamped to V_{SS} and V_{DD}

³ Power supply must maintain regulation within operating V_{DD} range during instantaneous and operating maximum current conditions. If positive injection current (V_{In} > V_{DD}) is greater than I_{DD}, the injection current may flow out of V_{DD} and could result in external power supply going out of regulation. Ensure external V_{DD} load will shunt current greater than maximum injection current. This will be the greatest risk when the MCU is not consuming power. Examples are: if no system clock is present, or if the clock rate is very low (which would reduce overall power consumption).

3.4 Thermal Characteristics

This section provides information about operating temperature range, power dissipation, and package thermal resistance. Power dissipation on I/O pins is usually small compared to the power dissipation in on-chip logic and voltage regulator circuits, and it is user-determined rather than being controlled by the MCU design. To take $P_{I/O}$ into account in power calculations, determine the difference between actual pin voltage and V_{SS} or V_{DD} and multiply by the pin current for each I/O pin. Except in cases of unusually high pin current (heavy loads), the difference between pin voltage and V_{SS} or V_{DD} will be very small.

Rating	Symbol	Value	Unit
Operating temperature range (packaged)	T _A	T _L to T _H –40 to 85	°C
Maximum junction temperature	T _{JM}	95	°C
Thermal resistance Single-layer board	<u>·</u>		·
48-pin QFN		81	
44-pin LQFP		68	1
32-pin LQFP	θ _{JA}	66	°C/W
32-pin QFN		92	
28-pin SOIC		57	
Thermal resistance Four-layer board			
48-pin QFN		26	
44-pin LQFP		46	
32-pin LQFP	θ_{JA}	54	°C/W
32-pin QFN		33	1
28-pin SOIC	—]	42	

The average chip-jun

$$T_{J} = T_{A} + (P_{D} \times \theta_{JA})$$
 Eqn. 1

where:

 T_A = Ambient temperature, °C θ_{JA} = Package thermal resistance, junction-to-ambient, °C/W $P_D = P_{int} + P_{I/O}$ $P_{int} = I_{DD} \times V_{DD}$, Watts — chip internal power $P_{1/O}$ = Power dissipation on input and output pins — user determined

For most applications, $P_{I/O} \ll P_{int}$ and can be neglected. An approximate relationship between P_D and T_J (if $P_{I/O}$ is neglected) is:

$$P_{D} = K \div (T_{J} + 273^{\circ}C)$$
 Eqn. 2

Solving Equation 1 and Equation 2 for K gives:

$$\mathbf{K} = \mathbf{P}_{\mathbf{D}} \times (\mathbf{T}_{\mathbf{A}} + \mathbf{273^{\circ}C}) + \theta_{\mathbf{JA}} \times (\mathbf{P}_{\mathbf{D}})^{2} \qquad \qquad Eqn. 3$$

where K is a constant pertaining to the particular part. K can be determined from equation 3 by measuring P_D (at equilibrium) for a known T_A. Using this value of K, the values of P_D and T_J can be obtained by solving Equation 1 and Equation 2 iteratively for any value of T_A .

3.5 ESD Protection and Latch-Up Immunity

Although damage from electrostatic discharge (ESD) is much less common on these devices than on early CMOS circuits, normal handling precautions must be used to avoid exposure to static discharge. Qualification tests are performed to ensure that these devices can withstand exposure to reasonable levels of static without suffering any permanent damage.

All ESD testing is in conformity with AEC-Q100 Stress Test Qualification for Automotive Grade Integrated Circuits. During the device qualification ESD stresses were performed for the human body model (HBM), the machine model (MM) and the charge device model (CDM).

A device is defined as a failure if after exposure to ESD pulses the device no longer meets the device specification. Complete DC parametric and functional testing is performed per the applicable device specification at room temperature followed by hot temperature, unless specified otherwise in the device specification.

Model	Description	Symbol	Value	Unit
Human	Series resistance	R1	1500	Ω
Body	Storage capacitance	С	100	pF
	Number of pulses per pin	—	3	
Machine	Series resistance	R1	0	Ω
	Storage capacitance	С	200	pF
	Number of pulses per pin	—	3	
Latch-up	Minimum input voltage limit		-2.5	V
	Maximum input voltage limit		7.5	V

Table 5. ESD and Latch-up Test Conditions

Table 6. ESD and Latch-Up Protection Characteristics

No.	Rating ¹	Symbol	Min	Max	Unit
1	Human body model (HBM)	V _{HBM}	±2000	—	V
2	Machine model (MM)	V _{MM}	±200	—	V
3	Charge device model (CDM)	V _{CDM}	±500	_	V
4	Latch-up current at $T_A = 85^{\circ}C$	I _{LAT}	±100		mA

¹ Parameter is achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted.

3.6 DC Characteristics

This section includes information about power supply requirements and I/O pin characteristics.

Num	С	(Characteristic	Symbol	Condition	Min	Typical ¹	Max	Unit
		Operating Vo							
1			V _{DD} rising V _{DD} falling			2.0 1.8	—	3.6	V
	С	Output high voltage ²	All I/O pins, low-drive strength		1.8 V, I _{Load} = -2 mA	V _{DD} – 0.5	—	—	
2	Ρ		All I/O pins,	V _{OH}	$2.7 \text{ V}, \text{ I}_{\text{Load}} = -10 \text{ mA}$		—	—	V
	T C		high-drive strength		2.3 V, $I_{Load} = -6 \text{ mA}$	V _{DD} – 0.5	—	—	
		Output high			1.8V, I _{Load} = -3 mA	V _{DD} – 0.5			
3	D	current	Max total I _{OH} for all ports	I _{OHT}		—	—	100	mA
	С		All I/O pins, low-drive strength		1.8 V, I _{Load} = 2 mA	_	_	0.5	
4	Ρ	Output low - voltage	All I/O pins,	V _{OL}	2.7 V, I _{Load} = 10 mA			0.5	V
	Т	voltage	high-drive strength		2.3 V, I _{Load} = 6 mA	—	—	0.5	
	С		<u> </u>		1.8 V, I _{Load} = 3 mA	—	—	0.5	
5	D	Output low current	Max total I _{OL} for all ports	I _{OLT}		—	—	100	mA
6	Ρ	Input high	all digital inputs	V _{IH}	$V_{DD} > 2.3 V$	$0.70 \times V_{DD}$	—	—	
•	С	voltage		. 14	$V_{DD} \le 1.8 V$	$0.85 \times V_{DD}$	—	—	v
7	P	Input low	all digital inputs	VIL	V _{DD} > 2.7 V	—	—	0.35 x V _{DD}	
	С	voltage			$V_{DD} \le 1.8 \text{ V}$	—	—	0.30 x V _{DD}	
8	С	Input hysteresis	all digital inputs	V _{hys}		0.06 x V _{DD}	—	—	mV
9	Ρ	Input Ieakage current	all input only pins (Per pin)	ll _{In} l	$V_{In} = V_{DD} \text{ or } V_{SS}$	—	_	1	μA
10	Ρ	Hi-Z (off-state) leakage current	all input/output (per pin)	II _{OZ} I	$V_{ln} = V_{DD} \text{ or } V_{SS}$	_	_	1	μA
11	С	Total leakage combined for all inputs and Hi-Z pins	All input only and I/O	li _{oztot} i	$V_{ln} = V_{DD} \text{ or } V_{SS}$	_	_	2	μΑ
11	Ρ	Pullup, Pulldown resistors	all digital inputs, when enabled	R _{PU,} R _{PD}		17.5	_	52.5	kΩ
		DC injection	Single pin limit	_		-0.2		0.2	mA
12	D	current ^{3, 4, –}	Total MCU limit, includes sum of all stressed pins	I _{IC}	$V_{IN} < V_{SS}, V_{IN} > V_{DD}$	-5	_	5	mA
13	С	Input Capacit	ance, all pins	C _{In}		—	—	8	pF
14	С	RAM retentio	-	V _{RAM}			0.6	1.0	V
15	С	POR re-arm	voltage ⁶	V _{POR}		0.9	1.4	2.0	V

Table 7. DC Characteristics

Num	С	Characteristic	Symbol	Condition	Min	Typical ¹	Max	Unit
16	D	POR re-arm time	t _{POR}		10	—	—	μS
17	Ρ	Low-voltage detection threshold — high range	V _{LVDH}	V _{DD} falling V _{DD} rising	2.11 2.16	2.16 2.21	2.22 2.27	V
18	Ρ	Low-voltage detection threshold — low range	V _{LVDL}	V _{DD} falling V _{DD} rising	1.80 1.88	1.82 1.90	1.91 1.99	V
19	Ρ	Low-voltage warning threshold — high range	V _{LVWH}	V _{DD} falling V _{DD} rising	2.36 2.36	2.46 2.46	2.56 2.56	V
20	Ρ	Low-voltage warning threshold — low range	V _{LVWL}	V _{DD} falling V _{DD} rising	2.11 2.16	2.16 2.21	2.22 2.27	V
21	С	Low-voltage inhibit reset/recover hysteresis	V _{hys}		_	80		mV
22	Ρ	Bandgap Voltage Reference ⁷	V _{BG}		1.15	1.17	1.18	V

Table 7. DC Characteristics (continued)

¹ Typical values are measured at 25 °C. Characterized, not tested

 2 As the supply voltage rises, the LVD circuit will hold the MCU in reset until the supply has risen above V_{LVDL}.

 3 All functional non-supply pins, except for PTA5 are internally clamped to V_{SS} and V_{DD}.

⁴ Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive and negative clamp voltages, then use the larger of the two values.

⁵ Power supply must maintain regulation within operating V_{DD} range during instantaneous and operating maximum current conditions. If positive injection current ($V_{In} > V_{DD}$) is greater than I_{DD} , the injection current may flow out of V_{DD} and could result in external power supply going out of regulation. Ensure external V_{DD} load will shunt current greater than maximum injection current. This will be the greatest risk when the MCU is not consuming power. Examples are: if no system clock is present, or if clock rate is very low (which would reduce overall power consumption).

⁶ Maximum is highest voltage that POR is guaranteed.

⁷ Factory trimmed at V_{DD} = 3.0 V, Temp = 25 °C








Figure 6. Pullup and Pulldown Typical Resistor Values (V_{DD} = 3.0 V)













Num	с	Para	ameter	Symbol	Bus Freq	V _{DD} (V)	Typical ¹	Max	Unit	Temp (°C)
	Р				—		0.35	0.65		-40 to 25C
	С					3	0.8	1.0		70
6	Р	Ston2 mode su	op2 mode supply current		_		2.0	4.5	μA	85
0	С		pply current	S2I _{DD}	_		0.25	0.50	μΛ	-40 to 25
	С				—	2	0.65	0.85		70
	С				_		1.5	3.5		85
	Р				_		0.45	1.00		-40 to 25
	С				_	3	1.5	2.3		70
7	P Stop3 mode	Stop3 mode su		S3I _{DD}	_		4	8	μA	85
,	С	no clocks active	Э		_		0.35	0.70	μι	-40 to 25
	С				—	2	1	2		70
	С				_		3.5	6.0		85
8	Т		EREFSTEN=1		32 kHz		500	_	nA	
9	Т		IREFSTEN=1		32 kHz		70	_	μA	
10	Т		TPM PWM		100 Hz		12		μΑ	
11	Т		SCI, SPI, or IIC		300 bps		15		μA	
12	Т	Low power mode adders:	RTC using LPO		1 kHz	3	200		nA	-40 to 85
13	т	-	RTC using ICSERCLK		32 kHz		1	—	μA	
14	Т		LVD		n/a	-	100		μA	
15	Т		ACMP		n/a		20	—	μA	

Table 8.	Supply	Current Char	acteristics	(continued)
----------	--------	---------------------	-------------	-------------

¹ Data in Typical column was characterized at 3.0 V, 25 °C or is typical recommended value.

Table 9. Stop Mode Adders

Num	с	Parameter	Condition		Tempe	erature		Units
Nulli	C	Farameter	Condition	-40 °C	25 °C	70 °C	85 °C	Units
1	Т	LPO	—	50	75	100	150	nA
2	Т	ERREFSTEN	RANGE = HGO = 0	1000	1000	1100	1500	nA
3	Т	IREFSTEN ¹	—	63	70	77	81	μA
4	Т	RTC	Does not include clock source current	50	75	100	150	nA
5	Т	LVD ¹	LVDSE = 1	90	100	110	115	μA
6	Т	ACMP ¹	Not using the bandgap (BGBE = 0)	18	20	22	23	μΑ
7	Т	ADC ¹	ADLPC = ADLSMP = 1 Not using the bandgap (BGBE = 0)	95	106	114	120	μΑ

¹ Not available in stop2 mode.

3.8 External Oscillator (XOSCVLP) Characteristics

Reference Figure 11 and Figure 12 for crystal or resonator circuits.

Table 10. XOSC and ICS Specifications (Temperature Range = -40 to 85°C Ambient)

Num	С	Characteristic	Symbol	Min	Typical ¹	Max	Unit
1	С	Oscillator crystal or resonator (EREFS = 1, ERCLKEN = 1) Low range (RANGE = 0) High range (RANGE = 1), high gain (HGO = 1) High range (RANGE = 1), low power (HGO = 0)	f _{lo} f _{hi} f _{hi}	32 1 1		38.4 16 8	kHz MHz MHz
2	D	Load capacitors Low range (RANGE=0), low power (HGO=0) Other oscillator settings	C ₁ C ₂		See No See No		
3	D	Feedback resistor Low range, low power (RANGE=0, HGO=0) ² Low range, High Gain (RANGE=0, HGO=1) High range (RANGE=1, HGO=X)	R _F		— 10 1		MΩ
4	D	Series resistor — Low range, low power (RANGE = 0, HGO = 0) ² Low range, high gain (RANGE = 0, HGO = 1) High range, low power (RANGE = 1, HGO = 0) High range, high gain (RANGE = 1, HGO = 1) ≥ 8 MHz 4 MHz 1 MHz	R _S	 	 100 0 0 0 0	 10 20	kΩ
5	С	Crystal start-up time ⁴ Low range, low power Low range, high power High range, low power High range, high power	^t CSTL ^t CSTH	 	200 400 5 15	 	ms
6	D	Square wave input clock frequency (EREFS = 0, ERCLKEN = 1) FEE mode FBE or FBELP mode	f _{extal}	0.03125 0	_	40 40	MHz MHz

¹ Data in Typical column is characterized at 3.0 V, 25 °C or is typical recommended value.

² Load capacitors (C_1 , C_2), feedback resistor (R_F) and series resistor (R_S) are incorporated internally when RANGE=HGO=0.

³ See crystal or resonator manufacturer's recommendation.

⁴ Proper PC board layout procedures must be followed to achieve specifications.





Figure 11. Typical Crystal or Resonator Circuit: High Range and Low Range/High Gain





3.9 Internal Clock Source (ICS) Characteristics

Table 11. ICS Frequency Specifications (Temperature Range = -40 to 85°C Ambient)

Num	С	Chara	acteristic	Symbol	Min	Typical ¹	Мах	Unit
1	Ρ	Average internal reference fre	equency — factory trimmed	f _{int_t}		32.768		kHz
2	С	Average internal reference fre	equency — untrimmed	f _{int_ut}	31.25	—	39.06	kHz
3	Т	Internal reference start-up tin	ne	t _{IRST}	_	5	10	μs
	Ρ		Low range (DFR = 00)		16	—	20	
4	Ρ	DCO output frequency trimmed ²	Mid range (DFR = 01)	f _{dco_u}	32	—	40	MHz
	Ρ		High range (DFR = 10)		48	—	60	
	Ρ	DCO output frequency ²	Low range (DFR = 00)		_	19.92	_	
5	Ρ	reference = 32768 Hz and	Mid range (DFR = 01)	f _{dco_DMX32}	_	39.85	_	MHz
	Ρ	DMX32 = 1	High range (DFR = 10)		_	59.77	_	
6	С		esolution of trimmed DCO output frequency at fixed voltage ad temperature (using FTRIM)		_	±0.1	±0.2	%f _{dco}
7	С	Resolution of trimmed DCO of and temperature (not using F	output frequency at fixed voltage TRIM)	$\Delta f_{dco_res_t}$		±0.2	±0.4	%f _{dco}

No.	С	Function	Symbol	Min	Max	Unit
1	D	External clock frequency	f _{TCLK}	0	f _{Bus} /4	Hz
2	D	External clock period	t _{TCLK}	4	_	t _{cyc}
3	D	External clock high time	t _{clkh}	1.5	_	t _{cyc}
4	D	External clock low time	t _{clkl}	1.5	_	t _{cyc}
5	D	Input capture pulse width	t _{ICPW}	1.5	_	t _{cyc}

Table 13. TPM Input Timing




Figure 15. Timer External Clock





Figure 16. Timer Input Capture Pulse

3.10.3 SPI Timing

Table 14 and Figure 17 through Figure 20 describe the timing requirements for the SPI system.

Table 14. SPI Timing

No.	С	Function	Symbol	Min	Max	Unit
_	D	Operating frequency Master Slave	f _{op}	f _{Bus} /2048 0	f _{Bus} /2 ¹ f _{Bus} /4	Hz
1	D	SPSCK period Master Slave	t _{SPSCK}	2 4	2048 —	t _{cyc} t _{cyc}
2	D	Enable lead time Master Slave	t _{Lead}	1/2 1		t _{SPSCK} t _{cyc}
3	D	Enable lag time Master Slave	t _{Lag}	1/2 1	_	t _{SPSCK} t _{cyc}




NOTES:

1. \overline{SS} output mode (DDS7 = 1, SSOE = 1).

2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.





1. \overline{SS} output mode (DDS7 = 1, SSOE = 1).

2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.



С	Characteristic	Conditions	Symbol	Min	Typ ¹	Мах	Unit	Comment	
_	Conversion	Short sample (ADLSMP = 0)		_	20	_	ADCK	See	
Ρ	time (including sample time)	Long sample (ADLSMP = 1)	t _{ADC}		40	_	cycles	reference manual for	
Р	Comple time	Short sample (ADLSMP = 0)			3.5	_	ADCK	conversion time	
Г	Sample time	Long sample (ADLSMP = 1)	t _{ADS}		23.5	_	cycles	variances	
D	Temp sensor	–40 °C– 25 °C		_	1.646	_	mV/°C		
U	slope	25 °C– 85 °C	m	_	1.769	_	mv/ C		
D	Temp sensor voltage	25 °C	V _{TEMP25}	_	701.2	_	mV		
Т		12-bit mode, 3.6> V _{DDAD} > 2.7		—	-1 to 3	-2.5 to 5.5			
Т	Total unadjusted	12-bit mode, 2.7> V _{DDAD} > 1.8V	E _{TUE}	_	-1 to 3	-3.0 to 6.5	LSB ²	Includes quantization	
Ρ	error	10-bit mode		_	±1	±2.5		quantization	
Ρ		8-bit mode		_	±0.5	±1.0			
Т		12-bit mode		—	±1.0	-1.5 to 2.0			
Ρ	Differential non-linearity	10-bit mode ³	DNL	_	±0.5	±1.0	LSB ²		
Ρ		8-bit mode ³		_	±0.3	±0.5			
Т	Integral	12-bit mode		_	±1.5	–2.5 to 2.75	0		
Т	non-linearity	10-bit mode	INL	_	±0.5	±1.0	LSB ²		
Т		8-bit mode		_	±0.3	±0.5			
Т		12-bit mode		_	±1.5	±2.5			
Ρ	Zero-scale error	10-bit mode	E _{ZS}	_	±0.5	±1.5	LSB ²	V _{ADIN} = V _{SSAD}	
Ρ		8-bit mode		_	±0.5	±0.5			
Т		12-bit mode		_	±1.0	-3.5 to 1.0			
Ρ	Full-scale error	10-bit mode	E _{FS}	_	±0.5	±1	LSB ²	V _{ADIN} = V _{DDAD}	
Ρ		8-bit mode		—	±0.5	±0.5			
		12-bit mode		_	-1 to 0	_			
D	Quantization error	10-bit mode	EQ	_	—	±0.5	LSB ²		
		8-bit mode		—	—	±0.5			
		12-bit mode		_	±2	_		Pad	
D	Input leakage error	10-bit mode	E _{IL}	—	±0.2	±4	LSB ²	leakage ⁴ *	
		8-bit mode		—	±0.1	±1.2		R _{AS}	

Table 17. ADC Characteristics ($V_{REFH} = V_{DDAD}$, $V_{REFL} = V_{SSAD}$) (continued)

¹ Typical values assume V_{DDAD} = 3.0 V, Temp = 25 °C, f_{ADCK} = 1.0 MHz unless otherwise stated. Typical values are for reference only and are not tested in production.

² 1 LSB =
$$(V_{REFH} - V_{REFL})/2^{N}$$

- ³ Monotonicity and No-missing-codes guaranteed in 10-bit and 8-bit modes
- ⁴ Based on input pad leakage current. Refer to pad electricals.

3.13 Flash Specifications

This section provides details about program/erase times and program-erase endurance for flash memory.

Program and erase operations do not require any special power sources other than the normal V_{DD} supply. For more detailed information about program/erase operations, see MC9S08QE32 Series Reference Manual Chapter 4 Memory.

С	Characteristic	Symbol	Min	Typical	Мах	Unit
D	Supply voltage for program/erase -40 °C to 85 °C	V _{prog/erase}	1.8	_	3.6	V
D	Supply voltage for read operation	V _{Read}	1.8 — 3.6		3.6	V
D	Internal FCLK frequency ¹	f _{FCLK}	150	—	200	kHz
D	Internal FCLK period (1/FCLK)	t _{Fcyc}	5	—	6.67	μs
Р	Byte program time (random location) ⁽²⁾	t _{prog}		9		t _{Fcyc}
Р	Byte program time (burst mode) ⁽²⁾	t _{Burst}		4		t _{Fcyc}
Р	Page erase time ²	t _{Page}		4000		t _{Fcyc}
Р	Mass erase time ⁽²⁾	t _{Mass}		20,000		t _{Fcyc}
	Byte program current ³	R _{IDDBP}	_	4	—	mA
	Page erase current ³	R _{IDDPE}	_	6	—	mA
с	Program/erase endurance ⁴ T _L to T _H = -40 °C to 85 °C T = 25 °C		10,000	 100,000		cycles
С	Data retention ⁵	t _{D_ret}	15	100	—	years

Table 18. Flash Characteristics

¹ The frequency of this clock is controlled by software setting.

² These values are hardware state machine controlled. User code does not need to count cycles. This information is supplied for calculating approximate time to program and erase.

³ The program and erase currents are additional to the standard run I_{DD} . These values are measured at room temperatures with $V_{DD} = 3.0$ V, bus frequency = 4.0 MHz.


⁴ Typical endurance for flash was evaluated for this product family on the 9S12Dx64. For additional information on how Freescale defines typical endurance, please refer to Engineering Bulletin EB619, *Typical Endurance for Nonvolatile Memory.*

⁵ Typical data retention values are based on intrinsic capability of the technology measured at high temperature and de-rated to 25°C using the Arrhenius equation. For additional information on how Freescale defines typical data retention, please refer to Engineering Bulletin EB618, *Typical Data Retention for Nonvolatile Memory.* **Ordering Information**

4 Ordering Information

This section contains ordering information for the MC9S08QE32 series of MCUs.

Example of the device numbering system:



5 Package Information

Pin Count	Package Type	Abbreviation	Designator	Case No.	Document No.
48	Quad Flat No-Leads	QFN	FT	1314	98ARH99048A
44	Low Quad Flat Package	LQFP	LD	824D	98ASS23225W
32	Low Quad Flat Package	LQFP	LC	873A	98ASH70029A
32	Quad Flat No-Leads	QFN	FM	1582	98ARE10566D
28	Small Outline Integrated Circuit	SOIC	WL	751F	98ASB42345B

Table 19. Package Descriptions

5.1 Mechanical Drawings

The following pages are mechanical drawings for the packages described in Table 19. For the latest available drawings please visit our web site (http://www.freescale.com) and enter the package's document number into the keyword search box.