

Welcome to **E-XFL.COM** 

Understanding <u>Embedded - DSP (Digital Signal Processors)</u>

Embedded - DSP (Digital Signal Processors) are specialized microprocessors designed to perform complex mathematical computations on digital signals in real-time. Unlike general-purpose processors, DSPs are optimized for high-speed numeric processing tasks, making them ideal for applications that require efficient and precise manipulation of digital data. These processors are fundamental in converting and processing signals in various forms, including audio, video, and communication signals, ensuring that data is accurately interpreted and utilized in embedded systems.

# **Applications of Embedded - DSP (Digital Signal Processors)**

Details	
Product Status	Obsolete
Туре	Floating Point
Interface	AIF, I <sup>2</sup> C, I2S, SPI, TDM, UART
Clock Rate	260MHz
Non-Volatile Memory	Boot ROM (32kB)
On-Chip RAM	676 kB
Voltage - I/O	1.80V
Voltage - Core	1.20V
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	49-WFBGA, WLCSP
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/cirrus-logic/wm0011ecs-r

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

#### **CODE DATA DOWNLOAD**

The Software Code download comprises one Code Header packet (as described above), followed by multiple Code Data packets.

The Code Packet definition for the Code Data is:

- CMD = 0x03
- LEN = Data Length (in bytes)
- ADDR = Start Address for code data
- DAT = Data words

On completion of the full set of Code Data packet downloads, the  $\overline{\text{IRQ}}$  output is de-asserted and the WM0011 will commence execution of the downloaded software.

Note that completion of the Code Data packets is determined by the code image length that is contained within the Code Header packet (DAT). Software execution commences at the start address (ADDR) - also contained in the Code Header packet.

Boot status and error codes are reported via the UART interface, and via the SPI interface during the Code Data download - see "Boot Status and Error Reporting".

#### PLL CONFIGURATION DOWNLOAD

The PLL Configuration download operation requires a single Code Packet to be sent to the WM0011. The download may be achieved via the SPI Slave or SPI Master (eg. Flash Memory) interfaces. If the Custom fuses are not programmed, then only the SPI (Slave) download method is possible.

The Code Packet definition for PLL Configuration download is:

- CMD = 0x04
- LEN = 0x00\_0018
- ADDR = 0x0000\_0000
- DAT = PLL Configuration Data

The "DAT" portion must comprise 24 bytes, corresponding to the intended contents of the clocking configuration registers listed below. The CCM CLK CTRL1 register is transmitted first.

- CCM\_CLK\_CTRL1 (4 bytes, see Table 19)
- CCM\_CLK\_CTRL2 (4 bytes, see Table 20)
- CCM\_CLK\_CTRL3 (4 bytes, see Table 21)
- CCM\_PLL\_LOCK\_CTRL (4 bytes, see Table 22)
- UART\_BAUD\_LSW (1 byte, see Table 118)
- UART BAUD MSW (1 byte, see Table 119)
- Padding (2 bytes)
- SPI\_SCLKDIV (4 bytes, see Table 123)

On receipt of a valid PLL Configuration packet, the control registers noted above will be updated with the received data, and the new clocking configuration will become effective.

Note that the SPI\_SCLKDIV register on the WM0011 is only updated if the selected boot method is SPI Master. In all other cases, the SPI\_SCLKDIV portion of the PLL download is ignored and discarded. Note that the SPI Master boot method is only possible via the Custom fuse data settings.

Boot status and error codes are reported via the UART interface, and via the SPI interface during the PLL Configuration download - see "Boot Status and Error Reporting".






Figure 20 Chip Configuration Module (CCM) Block Diagram

## **CLOCKING CONTROL**

The CCM registers allow full configuration of the WM0011 clocking options, including clock dividers, clock multiplexers and the 2-stage Phase Locked Loop (PLL). Individual clock enable registers are provided for each peripheral module.

# **RESET CONTROL**

The CCM registers allow flexible control of the Warm Reset functions. The Warm Reset conditions are individually maskable, and status readback is also provided. Software Reset control registers allow each peripheral to be reset individually.



# **TIMER (TMR) MODULES**

TIMER 1 - BASE ADDRESS 0xF001\_0000

TIMER 2 - BASE ADDRESS 0xF001\_0020

TIMER 3 - BASE ADDRESS 0xF001\_0040

#### TIMER DESCRIPTION

The WM0011 provides three timers, which count up from 0, or count down from TMR\_MAX\_CNT. The counters are enabled using the TMR\_ENA bit, and count direction is selected using the TMR\_DIR bit (see Table 49).

The number of APBCLK clock cycles per count is determined by the TMR\_PRESCALE register. When TMR\_PRESCALE = 00h, the module will count at the APBCLK clock rate.

The TMR\_MODE bit enables a selectable external trigger to be used to start the timer count. The TMC\_INC bit configures the external trigger either as a 'start' trigger or as an alternate 'clock' signal. When TMR\_MODE=1 and TMR\_INC=0, the count rate is controlled only by the external trigger (ie. not by APBCLK).

The TMR\_1SHOT bit selects whether the Timer automatically re-starts after the 'end of count' condition has been reached.

Note that the timer clock enable bit (TMR\_CLK\_ENA) is on the CCM\_CLK\_ENA register, and the timer reset bit (TMR\_SOFTRST\_N) is in the CCM\_SOFTRST register. Note that these signals are common to all three Timer (TMR) modules.




Figure 23 Timer (TMR) Modules Block Diagram



## **I2C INTERRUPTS**

The I2C module can generate an interrupt when any of the conditions described in the I2C\_STATUS register occurs. The interrupt conditions provide status indications of the I2C bus transactions.

The I2C interrupt control registers are illustrated in Figure 30.




Figure 30 I2C Interrupts



# I2C\_SLV\_ADDR - I<sup>2</sup>C SLAVE ADDRESS REGISTER

The I<sup>2</sup>C slave address is held in the SLV\_ADDR register. Note that this is the 7-bit Device Address, and does not include the Read/Write bit. The equivalent 8-bit Device Address comprises the 7 bits of SLV\_ADDR, and the R/W bit in the LSB position. This is illustrated by an example in Table 62.

I <sup>2</sup> C ACTION	SLV_ADDR	8-BIT DEVICE ADDRESS
Write	0:20 (has) 044 4000 (hinam)	0x70 (hex), 0111 0000 (binary)
Read	0x38 (hex), 011 1000 (binary)	0x71 (hex), 0111 0001 (binary)

Table 62 Illustration of 7-bit SLV\_ADDR compared with 8-bit Device Address

											I2C	SL		C_		_			GIS	TER	R										
Ac	ldre																						De	faul	t va	lue	= 0	x000	0_0	000	
31	30	29 28 27 26 25 24 23 22 21 20 19 18 17  FIELD S/W RESET VALUE  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0														15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ВІ																					DE	FIE SCF	LD	ION							
31	1:7			Re	serv	ed						0x0 00	_																		
6	:0		SL	.V_A	ADD	R[6:	0]		F	RW		0x0	00					the not													

Table 63 I2C\_SLV\_ADDR Register



# INTERRUPT CONTROLLER (IRQC) MODULE

BASE ADDRESS 0xF005\_0000

## INTERRUPT CONTROLLER (IRQC) FEATURES

- 10 interrupt inputs from peripheral modules, including cascaded GPIO input
- De-bounced input from the STANDBY pin
- Register control of the IRQ output pin
- 2 register-controlled software interrupts
- Configurable interrupt logic using edge or level detection
- · Individual Mask control for each interrupt
- Configurable FIRQ\_N output to the Wake-Up FSM
- Configurable IRQ\_N and FIRQ\_N outputs to the Wake-Up FSM and HiFi EP<sup>™</sup> DSP Core

The IRQC module supports 11 inputs, comprising Interrupt signals from peripheral modules (eg. I2C Module), the cascaded input from the GPIO module, and also the de-bounced input from the STANDBY pin.

Any of the inputs may be selected as interrupt sources for the IRQC module, and used to generate the IRQ\_N and FIRQ\_N outputs to the HiFi  $EP^{TM}$ . A priority-encoded readback is available on the occurrence of an IRQ\_N or FIRQ\_N interrupt.

The FIRQ\_N ('Fast Interrupt) signal is also an input to the CCM module, providing a configurable 'Wakeup' control signal.

Note that many of the peripheral module interrupt signals are also independently provided as direct inputs to the HiFi  $\mathsf{EP}^\mathsf{TM}$ .

The IRQC module provides software capability to generate user-defined interrupts to the HiFi  $EP^{TM}$  and also to directly control the  $\overline{IRQ}$  output pin logic level.

The inputs and outputs of the IRQC module are illustrated in Figure 15.

## **INPUT / OUTPUT CONTROL**

Each signal described in the IRQC\_DIR must be configured as an input or as an output. The software interrupts (bits [15:14] and the  $\overline{\text{IRQ}}$  output (bit [0]) should be configured as outputs. All other bits should be configured as inputs.

The logic level each input is observable after de-metastability logic and inversion logic by reading IRQC\_IN. When input inversion is selected (using IRQC\_INV), value read from IRQC\_IN will be the opposite logic level from the signal source.

In the case of output signals, these are controlled by the respective IRQC\_OUT register bits. Note that these outputs are not affected by the IRQC\_INV bits.

#### LEVEL/EDGE INTERRUPT CONTROL

The interrupt inputs are configured as level sensitive or edge sensitive using the IRQC\_EDGE1 and IRQC EDGE0 registers.

In Level-sensitive configuration, the interrupt is asserted when the applicable logic level is detected. Active High is selected when IRQC\_INV=0; Active Low is selected when IRQC\_INV=1. Note that the interrupt cannot be cleared whilst the Active logic level is present (and unmasked) on the respective IRQC input.

In Edge-sensitive configuration, the interrupt is asserted when the applicable logic transition is detected. This may be the rising (leading) edge, falling (trailing) edge, or both edges. The active edge(s) will cause the respective IRQC\_IRQ\_STS and/or IRQC\_FIRQ\_STS bit to be set (as controlled by the respective mask bits). Note that the active edge(s) are inverted when IRQC\_INV=1.



WM0011

# IRQC\_EDGE0 - IRQ EDGE DETECTION 0 REGISTER

										IF	Q E			_	ED			EGIS	STER	ł												
Addres	ss = (	FIELD NAME         S/W ACCESS         RESET VALUE         FIELD DESCRIPTION           Reserved         0x0         0x0           RW         0x0         Reserved - set to 0 only           RW         0x0         Reserved - set to 0 only           Reserved         0x0           Reserved         0x0           TMR2_INT_EDGE0         RW         0x0           TMR1_INT_EDGE0         RW         0x0           Selects Level or Edge interrupt detection, depending or           TMR1_INT_EDGE0         RW         0x0           Selects Level or Edge interrupt detection, depending or															=	0x	0000	_0	000											
31 30	29	FIELD NAME         S/W ACCESS         RESET VALUE         FIELD DESCRIPTION           Reserved         0x0         0x0           RW         0x0         Reserved - set to 0 only           RESERVED         0x0           Reserved         0x0           Reserved         0x0           TMR2_INT_EDGE0         RW         0x0           Selects Level or Edge interrupt detection, depending on *EDGED DMA_INT_EDGE0         RW         0x0           DMA_INT_EDGE0         RW         0x0         Selects Level or Edge interrupt detection, depending on *EDGED DMA_INT_EDGE0														2	1	0														
BITS								-		s						ı		_		D	ES			ION								ı
31:16		RW         0x0         Reserved - set to 0 only           RW         0x0         Reserved - set to 0 only           Reserved         0x0																														
15		RW         0x0         Reserved - set to 0 only           RW         0x0         Reserved - set to 0 only           Reserved         0x0																														
14		RW         0x0         Reserved - set to 0 only           RW         0x0         Reserved - set to 0 only           Reserved         0x0           Reserved         0x0																														
13	RW         0x0         Reserved - set to 0 only           Reserved         0x0																															
12		RW         0x0         Reserved - set to 0 only           Reserved         0x0           Reserved         0x0																														
11	Т	MR	2_IN	IT_I	EDG	GE0		F	RW		0x	0	Se	elec	ts Le	vel c	or E	Edge	e inte	errup	ot c	dete	ctio	n, de	ере	ndi	ing o	n *E	D	GE1		
10	Т	MR	1_IN	IT_I	EDG	GE0		F	RW		0x	0	Se	elec	ts Le	vel c	or E	Edge	e inte	erru	ot c	dete	ctio	n, de	ере	ndi	ing o	n *E	D	GE1		
9	[	DMA	A_IN	T_E	DG	E0		F	RW		0х	0	Se	elec	ts Le	vel c	or E	Edge	e inte	erru	ot c	dete	ctio	n, de	ере	ndi	ng o	n *E	D	GE1		
8	١	ND.	T_IN	T_E	DG	E0		F	RW		0x	0	Se	elec	ts Le	vel c	or E	Edge	e inte	erru	ot c	dete	ctio	n, de	ере	ndi	ing o	n *E	D	GE1		
7	S	STB	Y_IN	T_E	EDG	E0		F	RW		0x	0	Se	elec	ts Le	vel d	or E	Edge	e inte	erru	ot c	dete	ctio	n, de	ере	ndi	ing o	n *E	D	GE1		
6		I2C	_INT	_E	DGE	Ξ0		F	RW		0x	0	Se	elec	ts Le	vel d	or E	Edge	e inte	erru	ot c	dete	ctio	n, de	ере	ndi	ing o	n *E	D	GE1		
5	1	AIF2	2_IN	T_E	DG	E0		F	RW		0x	:0	Se	elec	ts Le	vel c	or E	Edge	e inte	erru	ot c	dete	tio	n, de	ере	ndi	ng o	n *E	D	GE1		
4	1	AIF	1_IN	T_E	DG	E0		F	RW		0x	:0	Se	elec	ts Le	vel c	or E	Edge	e inte	erru	ot c	dete	ctio	n, de	ере	ndi	ng o	n *Ē	D	GE1		
3	L	JAR	T_IN	IT_I	EDG	GE0		F	RW		0x	:0	Se	elec	ts Le	vel c	or E	Edge	e inte	erru	ot c	dete	ctio	n, de	ере	ndi	ing o	n *Ē	D	GE1		
2		SPI	_INT	_E	DGE	E0		F	RW		0х	:0	Se	elec	ts Le	vel c	or E	Edge	e inte	erru	ot c	dete	ctio	n, de	ере	ndi	ing o	n *E	D	GE1		
1	(	3PI	NI_C	T_E	EDG	SE0		F	RW		0х	0	Se	elec	ts Le	vel c	or E	Edge	e inte	erru	ot c	dete	ctio	n, de	ере	ndi	ing o	n *E	D	GE1		
0								F	RW		0x	0	Re	esei	ved ·	- set	to	0 o	nly													

Table 85 IRQC\_EDGE0 Register

# IRQC\_EDGE1 - IRQ EDGE DETECTION 1 REGISTER

											IR	Q E			_	ED(			SIST	ER												
Ad	dre	ss =	0xF	00	5_00	14															De	faul	lt v	/alu	е :	= 0x	000	0_0	000			
31	30	29	FIELD NAME         S/W ACCESS         RESET VALUE           Reserved         0x0           RW         0x0         Re           RW         0x0         Re           Reserved         0x0         Re           Reserved         0x0         Re														14	13	12	11	10	9	8	7	6	5	5 4	1	3	2	1	0
ВІ	TS					_			_		s										DE				l		•					,
31:	16		NAME         ACCESS         VALUE         DESCRIPTION           Reserved         0x0																													
1:	5		NAME         ACCESS         VALUE         DESCRIPTION           Reserved         0x0         0x0           RW         0x0         Reserved - set to 0 only           RW         0x0         Reserved - set to 0 only																													
14	4		RW         0x0         Reserved - set to 0 only           RW         0x0         Reserved - set to 0 only																													
1:	3			R	eserv	ed						0x	0																			
1:	2			R	eserv	ed						0x	:0																			
1	1		TMF	R2_	_INT_	ED	GE1		F	RW		0x	:0	Se	lect	s Le	vel c	or Ed	dge	inter	rupt	dete	ectio	n, d	eper	ndi	ing c	n '	*ED	GEO	)	
10	0		TMF	R1_	_INT_	ED	GE1		F	RW		0x	:0	Se	lect	s Le	vel c	or Ed	dge	inter	rupt	dete	ectio	n, d	eper	ndi	ing c	n '	*ED	GEO	)	
9	)		DM	Α_	INT_I	ED	GE1		F	RW		0x	0	Se	lect	s Le	vel c	or Ed	dge	inter	rupt	dete	ectio	n, d	eper	ndi	ing c	n '	*ED	GEO	)	
8	3		WD	T_	INT_I	ED	GE1		F	RW		0х	0	Se	lect	s Le	vel c	or Ed	dge	inter	rupt	dete	ectio	n, d	eper	ndi	ing c	n '	*ED	GEO	)	
7	,		STE	BY_	_INT_	ED	GE1		F	RW		0x	0	Se	lect	s Le	vel d	or Ed	dge	inter	rupt	dete	ectio	n, d	eper	ndi	ing c	n '	*ED	GEO	)	_
6	6		120	C_I	NT_E	DG	E1		F	RW		0x	0	Se	lect	s Le	vel c	or Ed	dge	inter	rupt	dete	ectio	n, d	eper	ndi	ing c	n '	*ED	GEO	)	_
5	5		AIF	2_	INT_I	EDO	GE1		F	RW		0x	:0	Se	lect	s Le	vel c	or Ed	dge	inter	rupt	dete	ectio	n, d	eper	ndi	ing c	n '	*ED	GE0	)	
4	ļ.		AIF	1_	INT_I	EDO	GE1		F	RW		0х	:0	Se	lect	s Le	vel c	or Ed	dge	inter	rupt	dete	ectio	n, d	eper	ndi	ing c	n '	*ED	GE0	)	



# IRQC\_FIRQ\_STS - IRQ FAST INTERRUPT STATUS REGISTER

										IR	Q F	AST			_	IRC PT S	_			EG	ISTI	ER												
Addres	ss =	0xl	FOC	5_00	)34																					De	fau	ılt v	alu	е :	= 0x	000	0_0	000
31 30	29	S/W   RESET   VALUE															14	1:	3	12	11	10	ç	9 8	3	7	6	5	i 4	4	3	2	1	0
BITS		ı	FIE	LD N	IAM	1E			_		s									•	FII	ELD	D	ESC	RI	IPTI	101	1	•					
31:16	Reserved																																	
15	RO         0x0         Reserved - r           RO         0x0         Reserved - r           Reserved         0x0															- rea	ads	s ba	ick	0 or	ıly													
14	RO         0x0         Reserved - reads back           Reserved         0x0           Reserved         0x0															ick	0 or	nly																
13	Reserved         0x0           Reserved         0x0																																	
12	Reserved 0x0																																	
11	Reserved 0x0														2 (Tin	ner 2	2)	Inte	erru	pt S	tatu	s												
10		TM	IR1	_FIR	RQ_	ST	S		F	RO		0x	0	ΤN	MR1	(Tin	ner 1	1) l	Inte	erru	pt S	tatu	s											
9		DI	MA <sub>.</sub>	_FIR	Q_9	ST	S		F	RO		0х	0	DI	MA	Inter	rupt	St	tatu	S														
8		W	DT	_FIR	Q_9	ST	S		F	RO		0x	0	W	DT	(Wat	chd	og	Tin	ner)	) Int	erru	pt	Stat	us									
7		ST	BY	_FIR	Q_	ST	S		F	RO		0х	0	S	TAN	IDBY	/ Int	err	rupt	Sta	atus	;												
6		12	2C_	FIRC	2_S	TS	3		F	RO		0x	:0	120	C Ir	terru	ıpt S	tat	tus															
5		ΑI	F2	_FIR	Q_5	ST	S		F	RO		0х	0	ΑI	F2	Interr	upt	Sta	atus	S														
4		ΑI	F1	_FIR	Q_S	ST	S		F	RO		0х	0	Αl	F1	Inter	upt	Sta	atus	S														
3		UA	RT	_FIR	Q_	ST	S		F	RO		0х	:0	UA	4R1	Inte	rrup	t S	Stati	us														
2		S	PĪ_	FIRO	Q_S	STS	3		F	RO		0x	:0	SF	Pl Ir	nterru	ıpt S	Sta	tus															
1		GF	PIO	_FIR	Q_	ST	s		F	RO		0x	:0	GI	PIO	Inte	rrupt	S	tatu	ıs														
0									F	RO		0x	0	Re	esei	ved	- rea	ads	s ba	ick	0 or	ıly												

Table 94 IRQC\_FIRQ\_STS Register

										w	ΆΤΟ	CHD		/DT	_		_		REG	SIST	ER										
A	ddre	WATCHDOG																				Def	fault	t val	ue :	= 0x	000	D_FF	FFF		
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
В	ITS			-					_												DE		ELD RIPT	ION							
3	1:0		W	DT_I	MAX	_CN	١T		F	RW		0x00 _FF	000 FF	Co	ount	valu	ie (n	neas	ure	d in	APB	CLK	сус	les)	befo	ore w	vatch	ndog	tim	es o	ut.

Table 107 WDT\_MAX\_CNT Register

# WDT\_CUR\_CNT - WATCHDOG CURRENT COUNT REGISTER

										w	/AT	CHD			_	UR.	_		RE	GIST	ER											
Ad	dres	WATCHDOG CU  PSS = 0xF007_000C    29   28   27   26   25   24   23   22   21   20   19   18   17																						De	faul	t v	alue	= 0	)x0	000	_FI	FFF
31	30	29   28   27   26   25   24   23   22   21   20   19   18   17   1												16	15	14	13	12	11	10	9	8	7	6	5	5 4	3		2	1	0	
Bľ	NAME ACCESS VALUE  The cu When watched Ox0000 After do After do													•				•	DE	-	IELC CRIP		1		•	·		•		•		
31	:0		W	DT_C	UR <sub>.</sub>	_CN	ΙT		F	₹0				Wa Af dis va	her atch ter sab lue	WD dog de-as	T_C is ac ssert NDT e W	UR_ tiva tion _EN DT_	CN ted. of F NA =	IT re RESE = 0), X_C	T ar the \	s to	the va when DT_C	alue eve	held r the	in wa	atcho	– log t	im	– er is	, }	

Table 108 WDT\_CUR\_CNT Register

# WDT\_RST\_LEN - WATCHDOG RESET PULSE LENGTH REGISTER

WDT\_RST\_LEN controls the duration (pulse length) of the Watchdog Reset signal. This field represents the number of APBCLK cycles for which the Watchdog Reset signal is asserted (Active Low output to the Reset Controller).

									٧	VAT	СНГ	oog			_R PU	-	_		ΉR	EGI	STE	R									
Ad	ldre	ss =	29 28 27 26 25 24 23 22 21 20 19 18 17  FIELD NAME  S/W ACCESS RESET VALUE																					De	faul	t val	ue	= 0x	000	0_0	0FF
31	30   29   28   27   26   25   24   23   22   21   20   19   18   13   15											17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Bľ	TS			-		_			_												DE	FIE SCF	ELD RIPT								
31	31:8 Reserved												_																		
7:	TS FIELD S/W RESET VALUE  :8 Reserved 0x00_ 0000  .0 WDT RST LEN RW 0x0000 N																•		for v					_		er R	eset	sigr	nal		

Table 109 WDT\_RST\_LEN Register



# SERIAL PERIPHERAL INTERFACE (SPI) MODULE

BASE ADDRESS 0xF030\_0000

#### **SPI FEATURES**

- Configurable Data/Clock phase and Clock polarity
- Data word length can be on 8, 16, 24, 32 or 64 bits
- · Selectable data bit ordering (LSB first or MSB first)
- Polarity selection for the Slave Select (SPISS) signal
- Programmable soft reset capability
- Selectable "auto-retransmit" mode
- Selectable "early-tx-data transition" mode
- Byte-packing options
- Multiple Transfer mode allowing multiple data words per SPISS assertion
- Master Mode Slave Select "shaping" (configurable SPISS set-up, hold and wait times)

#### **SPI MASTER MODE**

The SPI\_MISO pin direction is Input.

The SPISS, SPISCLK, and SPIMOSI pins are driven as Outputs, but only during an actual data transfer. After a master data transfer has completed, these signals are tri-stated. This allows for lower power usage, and for usage in a multi-master SPI scenario.

Note that the above behaviour can be adjusted using the SPI\_MM\_MODE register (see Table 121), which allows constant driving of these master mode output signals whenever the SPI block is enabled.

The SPI Master mode is selected by setting SPI\_MODE=0. The user should configure the desired SPISCLK, SPISS, and MISO/MOSI parameters, and lastly set SPI\_ENA=1 to enable the SPI module.

The SPI module will then be in Master mode, and will initiate a SPI data transfer when data is written to the SPI\_DAT data register. The outgoing SPI\_DAT data is double-buffered, allowing for the queuing of the "next word" to be transferred, while the current word is being shifted out.

#### **SPI SLAVE MODE**

The SPISS, SPISCK, and SPIMOSI pin direction is input.

The SPIMISO pin is driven as Output, but only during an actual data transfer. After a slave data transfer has completed (i.e. de-assertion of SPISS by the master), this signal is tri-stated. This allows for usage in a multi-slave SPI scenario.

The SPI Slave mode is selected by setting SPI\_MODE=1. The user should configure the desired SPISCLK, SPISS, and MISO/MOSI parameters, and lastly set SPI\_ENA=1 to enable the SPI module.

The SPI module will then be in Slave mode, and will wait for a SPI data transfer from an external master. Once initiated, the incoming data bits are shifted in until one word is received. The incoming data word is placed in a holding register, allowing for the reception of the serial bits of a "new current word", while the previous word is being queued for transfer to the AHB system side.

#### SPISCLK (CLOCK) CONFIGURATION

In SPI Master mode, the SPI Clock Divisor register SPI\_SCLKDIV is used to control the frequency of SPISCLK. The register stores a 16-bit parameter that supplies the initial value for the clock generator counter. The derived frequency for SPISCLK is:

[AHBCLK frequency] / (SPI\_SCLKDIV+1) \* 2

In SPI Master mode, the maximum supported SPISCLK frequency is [AHBCLK frequency] / 8.



## **SPI DMA OPERATIONS**

DMA operations associated with the SPI interface are controlled by the SPI\_DMA\_CTRL register.

For DMA handshake in Master or Slave modes, the SPI\_DMA\_CTRL register bits must be set for the desired operation:

The WR\_RQST\_ENA bit enables the DMA Write request handshake, which indicates the transmit buffer is empty and ready for more data.


The RD\_RQST\_ENA bit enables the DMA Read request handshake, which indicates the receive buffer is full and needs to be read.

In the case where byte-packing is disabled (BP\_EN=0), the DMA requests are based on the normal buffer status (empty, full) – ie. mimics the function of the CYC\_DONE status.

When byte-packing is enabled (BP\_EN=1), the DMA requests are based on the packed BP 64-bit buffer status (empty, full), OR on the determination that the byte-packed transfer is done - ie. it mimics the function of the BP\_DONE status.

The CYC\_DONE and BP\_DONE registers are held within the SPI\_STATUS register.





Underclock error - UCLK\_ERR = 0

Following an Underclock Error, the user determines what data to send next. Both tx\_buffer and the holding register must be primed before the next CYC\_DONE. It is recommended that this is done during the UCLK ERR interrupt.

Figure 42 SPI Transmission with Underclock Error, UCLK\_ERR=0



					SPI_STATUS I STATUS REGISTER
Addres	ss = 0xF030_0028				Default value = 0x0000_0000
31 30	29 28 27 26 25 24 23	22 21	20	19 18	17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
BITS	FIELD NAME	S/W ACCES		RESET VALUE	FIELD
31:15	Reserved	ACCES	3	0	DESCRIPTION
14:12	SPI_CURRENT_STS	RO		0x0	Raw status of the SPI master state machine's "current_state" register:  000 = IDLE  001 = CSSETUP  010 = TRANSFER  011 = CSHOLD  100 = CSWAIT  101 = CKWAIT  110 = MTRANS  111 = CSBEGIN
11	Reserved			0x0	
10	RX_BUF_FULL	RO		0x0	Raw indicator of Rx incoming holding register status  0 = No data in holding register  1 = Holding register contains a valid data word
9	TX_BUF_FULL	RO		0x0	Raw indicator of Tx outgoing holding register status  0 = Holding register ready for new data word  1 = Tx Buffer is full
8	TX_UFL_ERR	R/W1C	;	0x0	Write Underflow Error indication: indicates that the outgoing data buffer did not get loaded with new data since the last transmission, and another transmission began.  0 = No Write Underflow since this bit was cleared  1 = Write Underflow detected  This bit is cleared by writing a '1' to it.  This bit is a sticky status bit, and will set upon meeting the condition regardless of the state of its corresponding interrupt enable  TX_UFL_ERR_INT_ENA.
7	BP_DONE	R/W1C	<b>;</b>	0x0	Byte Packing Transfer Done: indicates a request for more packed data. This bit is set when the Byte Packing Holding Register is full (RX) and empty (TX), or when the current transfer of multiple byte-packed words is complete.  0 = Byte Packing Transfer is not complete  1 = Byte Packing Transfer is complete Only valid if byte packing is enabled (BP_EN = 1). This bit is cleared by writing a '1' to it. This bit is a sticky status bit, and will set upon meeting the condition regardless of the state of its corresponding interrupt enable BP_DONE_INT_ENA.
6	SS_TE	R/W1C	;	0x0	Slave Select Trailing Edge Detect:  0 = no SPISS de-assertion detected since this bit was cleared  1 = the SPISS de-assertion has been detected  This bit is cleared by writing a '1' to it.  This bit is a sticky status bit, and will set upon meeting the condition regardless of the state of its corresponding interrupt enable  SS_TE_INT_ENA.
5	CYC_DONE	R/W1C	;	0x0	Cycle Done: this bit will set when the current transfer of word-length "WL" bits is complete. It indicates that "WL" bits were sent on the transmit port and "WL" bits were sampled on the receive port.  This bit is cleared by writing a '1' to it.  This bit is a sticky status bit, and will set upon meeting the condition regardless of the state of its corresponding interrupt enable CYC_DONE_INT_ENA.



WM0011

# DMA\_PRI\_DST REGISTER

								DN	IA P	RIN	/AR		MA_ STI	_	_		_	ESS	REG	GIST	ER									
				40_01 nel, va		•		•															De	faul	lt va	alue	= 0	)0x	000_	0000
31	31   30   29   28   27   26   25   24   23   22   21   20   19   18   17   16   15   14   13   12   11   10   9   8   7   6   5   4   3   2   1    BITS FIELD NAME S/W ACCESS NALUE FIELD DESCRIPTION  DMA Destination Address (Channel 'n')															0														
BITS FIFT D NAME S/W RESET FIFT D DESCRIPTION																														
31	:0		DMA	_PRI_	DST	n		F	RW		0x00 000		Ea Tra Un are igr	ich re ansfe aligr e ign	egister for ned ored d. be w	ter h r its Add d. Fo	resportes ressortes ressortex	s bas bect bits amp		ddre hani all S wher	ss fonel. RC, DM	DS	e de T, a SRC	nd L :_HS	INK SIZE	(_A[ <0==	DDR	reg	jiste	
Not	e tha	at 'n'	repre	sents	the I	DMA	cha	nne	l nur	nbe	er, ie.	0, 1	1, 2 .	31																

Table 148 DMA\_PRI\_DST\_n Register

# DMA\_PRI\_LEN REGISTER

										DI	/IA F		-	_	_		_	ENG	тн											
	Company																						De	faul	t va	lue	= 0x	000	0_0	000
	S/W   RESET   NAME   S/W   RESET   VALUE     DMA   Conta   Value   Conta   C															1								1	1		1	1		
31 30	DMA PRIMARY														15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
BITS	1   30   29   28   27   26   25   24   23   22   21   20   19   18   17   16       BITS																	FIE	ΞLD	DES	SCR	IPTI	ON							
31:0	30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15														ns the rof SRC be w	ne re is re byte :_HS vritte	equir giste s mi	red ner is ust b ust b ("ur hile l	umb not a e al alig	oer o affec igne ned"	of tra ted l d to bits	by the the are	ne tr prog igno	ansf gram ored	er o med ).	ccur d				

Table 149 DMA\_PRI\_LEN\_n Register

	DMA_CTRL1_n  DMA CONTROL 1 REGISTER  Address = 0xF040_0128 + (n * 0x40)  Default value = 0x0000_0000																																		
Addres				_			•																			D	efau	ılt	val	ue	= 0>	<b>(00</b> )	00	_00	000
31 30	29	28	2	7 26	3 2	25	24	23	22	21	20	19	18	17	,	16 15	14	1	13	12	11	10		9	8	7	6		5	4	3	2		1	0
BITS				FIEL						S/W CES			SET			ı					ı	DE		FIE		) TION									
				IVAIV	"_				AC	CES		VA	LUL	En	na	able Lir	nked	L	ist C	ΟN	1A ch		-		<u> </u>	1101	•								
														-		Disable Enable																			
DMA_LINK_ENA  RW  0x0  When enabled, the DMA_LINK_ADDR register is used DMA to the SRC, DST, LEN and LINK_ADDR registers transfer. The linked list terminates when it reaches a LI to 0x0000_0000.  Note that, when Linked List DMA chaining is enabled, the size must be 32 bits, and Double-Buffering must be ena (DMA_DWB_ENA=1).								ers LIN	for e IK_A e da	ach ADD ata v	ı li R	nke eqi																							
18:17	DMA_AHB_MAX_BUR							:S	F	RW		0	<b>k</b> 0	Ma Bu 00 01 10 11	ax un: ) = =	ximum est Data = SING = INCF = INCF = Rese	burs a tran GLE R4 R8	st ins	NA=1).  It size/type used by the DMA master controller when sfer is enabled (DMA_AHB_BURST_ENA=1).  It size/type used by the DMA master controller when sfer is enabled (DMA_AHB_BURST_ENA=1).																
16	DMA_AHB_BURST_EN							N	F	RW		0	ĸ0	Enable AHB burst transfers.  0 = Disabled  1 = Enabled  Burst Data transfers must be enabled for Low-Priority DMA channels.  Burst Data transfers must be disabled for High-Priority DMA channels.  Accordingly, DMA_AHB_BURST_ENA and DMA_CH_PRI_LOW_ENA must always be set to the same value.											6.										
15	DI	MA_	SI	HA_X	(FE	ER.	_EN	Α	F	RW		0:	к0	Enable SHA data transfer.  0 = Disabled  1 = Enabled  Note that the SHA data transfer is via a dedicated FIFO. The SHA data transfer is enabled in addition to any 'normal' transfer to the DMA_PRI_DST_n address.										da	ta										
14			F	Reser	ve	d						0:	к0																						
13:11	DMA_ENDIAN_SWAP_L RW								0;	ĸ0	Endian Byte Swap select.  000 = 16-bit word size  001 = 24-bit word size (pad LS Byte)  010 = 24-bit word size (pad MS Byte)  011 = 32-bit word size  100 = 64-bit word size  101 to 111 = Reserved for future implementations  Only valid when DMA_ENDIAN_SWAP_ENA=1																								
10			F	Reser	ve	d						0:	к0	Endian Byte Swap enable																					
9	DN	1A_E	ΕN	IDIAI NA		SW	/AP <sub>-</sub>	_E	F	RW		0:	к0	0 = 1 =	=	Disabl Enable	ed ed																		
8	DMA_AHB_ARB_SET						F	RW.		0:	<b>k</b> 0	AHB Master priority select Controls which module has priority, in the event of conflicting demands for accessing the AHB bus. 0 = DMA controller has higher priority 1 = DSP Core has higher priority																							



#### **EXAMPLE 3: LINKED LIST DMA OPERATION**

This example describes a mechanism to transfer 3 packets of 32-bit data words from memory to the AIF2 module. The packets are defined in a list of descriptor registers, with the first packet descriptor at memory address 0x6007\_0000.

The first packet comprises 256 words (1024 bytes) read from base address 0x6000\_0000. The DMA descriptors for this part of the transfer are located at address 0x6007\_0000.

The second packet comprises 256 words (1024 bytes) read from base address 0x6001\_0000. The DMA descriptors for this part of the transfer are located at address 0x6007\_0010.

The third packet comprises 512 words (2048 bytes) read from base address 0x6002\_0000. The DMA descriptors for this part of the transfer are located at address 0x6007\_0020.

The DMA descriptors for each of the packet transfers are contained in the memory configuration described in Table 162.

ADDRESS	VALUE	DESCRIPTION							
Packet 1 definition									
0x6007_0000	0x6000_0000	Selects 0x6000_0000 as the source							
0x6007_0004	0xF080_0020	Selects AIF_TX_DAT as the destination							
0x6007_0008	0x400	Selects a transfer length of 256 bytes							
0x6007_000C	0x6007_0010	Identifies the next packet descriptors address							
Packet 2 definition									
0x6007_0010	0x6001_0000	Selects 0x6001_0000 as the source							
0x6007_0014	0xF080_0020	Selects AIF_TX_DAT as the destination							
0x6007_0018	0x400	Selects a transfer length of 256 bytes							
0x6007_001C	0x6007_0020	Identifies the next packet descriptors address							
Packet 3 definition									
0x6007_0020	0x6002_0000	Selects 0x6002_0000 as the source							
0x6007_0024	0xF080_0020	Selects AIF_TX_DAT as the destination							
0x6007_0028	0x1000	Selects a transfer length of 512 bytes							
0x6007_002C	0x0000_0000	Terminates the Linked List chain							

Table 162 DMA Example 3 - Linked List Memory configuration

The data words will be written to a fixed address in the AIF2 module; the AIF\_TX\_DAT register address for AIF2 is 0xF080\_0020.

The AIF2 TX path requires the use of DMA channel 9. The handshake configuration must be Destination Data Phase ACK. (These requirements are described in Table 131.)


The required register settings for this transfer are noted in Table 163. Note that the default setting is assumed for any register fields that are not quoted here.



## **AIF INTERRUPTS**

The AIF module can generate an interrupt when any of the conditions described in the AIF\_INT\_CTRL register occurs. The interrupt conditions provide status indications of the AIF TX and RX data buffers.

The AIF interrupt control registers are illustrated in Figure 56.



The interrupt control functions are replicated for each of the 3 AIF modules.

Figure 56 AIF Interrupts

# AIF\_RX\_CH\_ID - AIF RECEIVE CHANNEL ID REGISTER

This register indicates the channel number of the last audio sample read from the AIF\_RX\_DAT register.

	AIF_RX_CH_ID AIF RECEIVE CHANNEL ID REGISTER																														
Ad	dres dres	ss =	0xF	080	_00	04 (	AIF 2	2)																De	efau	lt va	alue	= 0>	(000	0_0	000
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
BI	TS				IELI AMI	_			_	S/W CES		RES VAL									DE	FIE SCF	LD	ION							
31	31:8 Reserved 0x00_ 0000																														
7:	7:0 RX_SLOT_ID RO 0x00 Slot ID RX Slots are identified by an integer from 0 to [N-1]																														

Table 166 AIF\_RX\_CH\_ID Register

# AIF\_RX\_STS - AIF RECEIVE FIFO STATUS REGISTER

This register indicates the number of samples currently in the RX FIFO.

	AIF_RX_STS AIF RECEIVE FIFO STATUS REGISTER																														
Ad	dre	ss =	0xF	080	_00	08 ( <i>i</i> 08 ( <i>i</i> 08 ( <i>i</i>	AIF :	2)																De	efau	lt va	lue	= 0;	(000	0_0	000
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bľ	TS			•	IELI AMI					S/W CES	s	RES VAL				•					DE	FIE SCF	LD			•				•	
31:	29			Re	serv	ed						0х	:0																		
2	28 RX_EMPTY_STS RO 0x0 RX F												RX FIFO Empty/Full indication. 0 = not Empty, 1= Empty.																		
27:0 RX_FIFO_SAMPLES RO 0x000 0000 Number of samples in the RX FIFO																															

Table 167 AIF\_RX\_STS Register

## AIF\_TX\_LIMIT - AIF TRANSMIT FIFO LOWER LIMIT REGISTER

This register holds the TX FIFO Lower Limit value.

When the number of samples in the TX FIFO is less than the Lower Limit value, the TX\_FIFO\_LIM\_INT\_STS interrupt will be asserted (if enabled by the TX\_FIFO\_LIM\_INT\_ENA bit in the AIF\_INT\_CTRL register).

The DMA handshake to the TX FIFO is also triggered by the same Lower Limit value (when enabled by TX\_FIFO\_LIM\_DMA\_ENA). The DMA operation will not execute while the number of samples in the buffer is greater than or equal to AIF\_TX\_LIMIT.

The TX FIFO buffer size is 64 samples. Therefore, to support the functionality described above, the AIF TX LIMIT is valid from 1 to 64.

	AIF_TX_LIMIT AIF TRANSMIT FIFO LOWER LIMIT REGISTER																														
Ac	dre	ss =	0xF	070 080 090	_00	30 ( <i>i</i>	AIF :	2)																De	efau	lt va	alue	= 0:	x000	0_0	000
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
В	BITS FIELD S/W RESET FIELD NAME ACCESS VALUE DESCRIPTION																														
31:0 AIF_TX_LIMIT RW 0x00 TX_the											her mit (_F e re	FO L value IFO_ especi ipport	nume, the LIM tive	ber of TX, DM bits errup	of sa _FIF IA_S in th	amp O_I STS ie A	les ir _IM_ hand  F_IN	INT <sub>.</sub> dsha NT_(	_ST: ike v CTR	S int vill b L req	erru e as giste	pt a sert er).	nd ed (	if en	able	d by					

Table 172 AIF\_TX\_LIMIT Register

# AIF\_DATA\_CFG - AIF DATA CONFIGURATION REGISTER

The AIF data format comprises a sequence of data words corresponding to as many data slots as are configured. The number of slots, number of bits per slot, and audio sample size are configurable. Each audio sample may be Left or Right justified within the allocated time slots. Each audio sample is transmitted/received MSB-first. The first sample can be delayed relative to the leading edge of the Frame Sync (LRCLK) signal using the AIF\_DATA\_DLY control field.


In Dual-Phase mode (AIF\_DUAL\_PHASE=1), the sequence comprises two phases, where each phase is independently configurable. This allows, for example, 'n' channels of 24-bit samples to be followed by 'm' channels of 16-bit samples in an efficient manner. Phase 1 is transmitted/received before Phase 2.

The timing and polarity of the Frame Sync (LRCLK) signal is configurable, as described in the AIF\_CLK\_CFG register (see Table 174).

The AIF data format is highly flexible, supporting I2S, Left-Justified, Right-Justified, DSP Mode-A, DSP Mode-B formats, and many others.



# **PACKAGE DIMENSIONS**



Symbols	Dimensions (mm)													
	MIN	NOM	MAX	NOTE										
Α	0.592	0.636	0.681											
A1	0.175	0.190	0.205											
A2	0.381	0.406	0.432											
D	3.000	3.055	3.080											
D1		2.400 BSC												
E	3.000	3.055	3.080											
E1		2.400 BSC												
е		0.400 BSC		4										
f1	0.300	0.328		Bump centre to die edge										
f2	0.300	0.328		Bump centre to die edge										
h	0.216	0.270	0.324											
g	0.036	0.040	0.044											
aaa		0.10												
bbb		0.10												
ccc														
ddd														

- NOTES:

  1. PRIMARY DATUM -Z- AND SEATING PLANE ARE DEFINED BY THE SPHERICAL CROWNS OF THE SOLDER BALLS.

  2. At CORNER IS IDENTIFIED BY INKILASER MARK ON TOP PACKAGE.

  3. BILATERAL TOLERANCE ZONE IS APPLIED TO EACH SIDE OF THE PACKAGE BODY.

  4. 'e' REPRESENTS THE BASIC SOLDER BALL GRID PITCH.

  5. THIS DRAWING IS SUBJECT TO CHANGE WITHOUT NOTICE.

  6. FOLLOWS JEDEC DESIGN GUIDE MO-211-C.

