



Welcome to [E-XFL.COM](http://E-XFL.COM)

### What is "[Embedded - Microcontrollers](#)"?


"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |   |
|----------------------------|---|
| Product Status             | Active  |
| Core Processor             | ARM® Cortex®-M0   |
| Core Size                  | 32-Bit Single-Core  |
| Speed                      | 48MHz   |
| Connectivity               | I <sup>2</sup> C, IrDA, LINbus, Microwire, SmartCard, SPI, SSP, UART/USART  |
| Peripherals                | Brown-out Detect/Reset, CapSense, LCD, LVD, POR, PWM, WDT   |
| Number of I/O              | 24  |
| Program Memory Size        | 32KB (32K x 8)  |
| Program Memory Type        | FLASH   |
| EEPROM Size                | -   |
| RAM Size                   | 4K x 8  |
| Voltage - Supply (Vcc/Vdd) | 1.71V ~ 5.5V  |
| Data Converters            | A/D 8x12b SAR; D/A 2xIDAC   |
| Oscillator Type            | Internal  |
| Operating Temperature      | -40°C ~ 85°C (TA)   |
| Mounting Type              | Surface Mount   |
| Package / Case             | 28-SSOP (0.209", 5.30mm Width)  |
| Supplier Device Package    | 28-SSOP   |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/infineon-technologies/cy8c4245pva-482z">https://www.e-xfl.com/product-detail/infineon-technologies/cy8c4245pva-482z</a> |

## Block Diagram



## Functional Description

The PSoC 4200 devices include extensive support for programming, testing, debugging, and tracing both hardware and firmware.

The ARM Serial\_Wire Debug (SWD) interface supports all programming and debug features of the device.

Complete debug-on-chip functionality enables full-device debugging in the final system using the standard production device. It does not require special interfaces, debugging pods, simulators, or emulators. Only the standard programming connections are required to fully support debug.

The PSoC Creator IDE provides fully integrated programming and debug support for the PSoC 4200 devices. The SWD interface is fully compatible with industry-standard third-party tools. With the ability to disable debug features, with very robust flash protection, and allowing customer-proprietary functionality

to be implemented in on-chip programmable blocks, the PSoC 4200 family provides a level of security not possible with multi-chip application solutions or with microcontrollers.

The debug circuits are enabled by default and can only be disabled in firmware. If not enabled, the only way to re-enable them is to erase the entire device, clear flash protection, and reprogram the device with new firmware that enables debugging.

Additionally, all device interfaces can be permanently disabled (device security) for applications concerned about phishing attacks due to a maliciously reprogrammed device or attempts to defeat security by starting and interrupting flash programming sequences. Because all programming, debug, and test interfaces are disabled when maximum device security is enabled, PSoC 4200 with device security enabled may not be returned for failure analysis. This is a trade-off PSoC 4200 allows the customer to make.

## IMO Clock Source

The IMO is the primary source of internal clocking in PSoC 4200. It is trimmed during testing to achieve the specified accuracy. Trim values are stored in nonvolatile latches (NVL). Additional trim settings from flash can be used to compensate for changes. The IMO default frequency is 24 MHz and it can be adjusted between 3 to 48 MHz in steps of 1 MHz. IMO Tolerance with Cypress-provided calibration settings is  $\pm 2\%$ .

## ILO Clock Source

The ILO is a very low power oscillator, which is primarily used to generate clocks for peripheral operation in Deep Sleep mode. ILO-driven counters can be calibrated to the IMO to improve accuracy. Cypress provides a software component, which does the calibration.

## Watchdog Timer

A watchdog timer is implemented in the clock block running from the ILO; this allows watchdog operation during Deep Sleep and generates a watchdog reset if not serviced before the timeout occurs. The watchdog reset is recorded in the Reset Cause register.

## Reset

PSoC 4200 can be reset from a variety of sources including a software reset. Reset events are asynchronous and guarantee reversion to a known state. The reset cause is recorded in a register, which is sticky through reset and allows software to determine the cause of the Reset. An XRES pin is reserved for external reset to avoid complications with configuration and multiple pin functions during power-on or reconfiguration. The XRES pin has an internal pull-up resistor that is always enabled.

## Voltage Reference

The PSoC 4200 reference system generates all internally required references. A 1% voltage reference spec is provided for the 12-bit ADC. To allow better signal to noise ratios (SNR) and better absolute accuracy, it is possible to bypass the internal reference using a GPIO pin or to use an external reference for the SAR.

## Analog Blocks

### 12-bit SAR ADC


The 12-bit 1 MSample/second SAR ADC can operate at a maximum clock rate of 18 MHz and requires a minimum of 18 clocks at that frequency to do a 12-bit conversion.

The block functionality is augmented for the user by adding a reference buffer to it (trimmable to  $\pm 1\%$ ) and by providing the choice (for the PSoC 4200 case) of three internal voltage references:  $V_{DD}$ ,  $V_{DD}/2$ , and  $V_{REF}$  (nominally 1.024 V) as well as an external reference through a GPIO pin. The Sample-and-Hold (S/H) aperture is programmable allowing the gain bandwidth requirements of the amplifier driving the SAR inputs, which determine its settling time, to be relaxed if required. System performance will be 65 dB for true 12-bit precision providing appropriate references are used and system noise levels permit. To improve performance in noisy conditions, it is possible to provide an external bypass (through a fixed pin location) for the internal reference amplifier.

The SAR is connected to a fixed set of pins through an 8-input sequencer. The sequencer cycles through selected channels autonomously (sequencer scan) and does so with zero switching overhead (that is, aggregate sampling bandwidth is equal to 1 Msps whether it is for a single channel or distributed over several channels). The sequencer switching is effected through a state machine or through firmware driven switching. A feature provided by the sequencer is buffering of each channel to reduce CPU interrupt service requirements. To accommodate signals with varying source impedance and frequency, it is possible to have different sample times programmable for each channel. Also, signal range specification through a pair of range registers (low and high range values) is implemented with a corresponding out-of-range interrupt if the digitized value exceeds the programmed range; this allows fast detection of out-of-range values without the necessity of having to wait for a sequencer scan to be completed and the CPU to read the values and check for out-of-range values in software.

The SAR is able to digitize the output of the on-board temperature sensor for calibration and other temperature-dependent functions. The SAR is not available in Deep Sleep and Hibernate modes as it requires a high-speed clock (up to 18 MHz). The SAR operating range is 1.71 to 5.5 V.

**Figure 2. SAR ADC System Diagram**



## Opamp (CTBm Block)

PSoC 4200 has an opamp with Comparator mode which allow most common analog functions to be performed on-chip eliminating external components; PGAs, Voltage Buffers, Filters, Trans-Impedance Amplifiers, and other functions can be realized with external passives saving power, cost, and space. The on-chip opamp is designed with enough bandwidth to drive the Sample-and-Hold circuit of the ADC without requiring external buffering.

## Temperature Sensor

PSoC 4200 has one on-chip temperature sensor. This consists of a diode, which is biased by a current source that can be disabled to save power. The temperature sensor is connected to the ADC, which digitizes the reading and produces a temperature value using Cypress supplied software that includes calibration and linearization.

## Low-power Comparators


PSoC 4200 has a pair of low-power comparators, which can also operate in the Deep Sleep and Hibernate modes. This allows the analog system blocks to be disabled while retaining the ability to monitor external voltage levels during low-power modes. The comparator outputs are normally synchronized to avoid metastability unless operating in an asynchronous power mode (Hibernate) where the system wake-up circuit is activated by a comparator switch event.

## Programmable Digital

### Universal Digital Blocks (UDBs) and Port Interfaces

PSoC 4200 has four UDBs; the UDB array also provides a switched Digital System Interconnect (DSI) fabric that allows signals from peripherals and ports to be routed to and through the UDBs for communication and control. The UDB array is shown in the following figure.

Figure 3. UDB Array




UDBs can be clocked from a clock divider block, from a port interface (required for peripherals such as SPI), and from the DSI network directly or after synchronization.

A port interface is defined, which acts as a register that can be clocked with the same source as the PLDs inside the UDB array. This allows faster operation because the inputs and outputs can be registered at the port interface close to the I/O pins and at the edge of the array. The port interface registers can be clocked by one of the I/Os from the same port. This allows interfaces such as SPI to operate at higher clock speeds by eliminating the delay for the port input to be routed over DSI and used to register other inputs (see Figure 4).

The UDBs can generate interrupts (one UDB at a time) to the interrupt controller. The UDBs retain the ability to connect to any pin on the chip through the DSI.

Figure 4. Port Interface



The pins are organized in logical entities called ports, which are 8-bit in width. During power-on and reset, the blocks are forced to the disable state so as not to crowbar any inputs and/or cause excess turn-on current. A multiplexing network known as a high-speed I/O matrix is used to multiplex between various signals that may connect to an I/O pin. Pin locations for fixed-function peripherals are also fixed to reduce internal multiplexing complexity (these signals do not go through the DSI network). DSI signals are not affected by this and any pin may be routed to any UDB through the DSI network.

Data output and pin state registers store, respectively, the values to be driven on the pins and the states of the pins themselves.

Every I/O pin can generate an interrupt if so enabled and each I/O port has an interrupt request (IRQ) and interrupt service routine (ISR) vector associated with it (5 for PSoC 4200).

## Special Function Peripherals

### *LCD Segment Drive*

PSoC 4200 has an LCD controller which can drive up to four commons and up to 32 segments. It uses full digital methods to drive the LCD segments requiring no generation of internal LCD voltages. The two methods used are referred to as digital correlation and PWM.

Digital correlation pertains to modulating the frequency and levels of the common and segment signals to generate the highest RMS voltage across a segment to light it up or to keep the RMS signal zero. This method is good for STN displays but may result in reduced contrast with TN (cheaper) displays.

PWM pertains to driving the panel with PWM signals to effectively use the capacitance of the panel to provide the integration of the modulated pulse-width to generate the desired LCD voltage. This method results in higher power consumption but can result in better results when driving TN displays. LCD operation is supported during Deep Sleep refreshing a small display buffer (4 bits; 1 32-bit register per port).

### *CapSense*

CapSense is supported on all pins in PSoC 4200 through a CapSense Sigma-Delta (CSD) block that can be connected to any pin through an analog mux bus that any GPIO pin can be connected to via an Analog switch. CapSense function can thus be provided on any pin or group of pins in a system under software control. A component is provided for the CapSense block to make it easy for the user.


Shield voltage can be driven on another Mux Bus to provide water tolerance capability. Water tolerance is provided by driving the shield electrode in phase with the sense electrode to keep the shield capacitance from attenuating the sensed input.

The CapSense block has two IDACs which can be used for general purposes if CapSense is not being used. (both IDACs are available in that case) or if CapSense is used without water tolerance (one IDAC is available).

## Power

The following power system diagram shows the minimum set of power supply pins as implemented for PSoC 4200. The system has one regulator in Active mode for the digital circuitry. There is no analog regulator; the analog circuits run directly from the  $V_{DDA}$  input. There are separate regulators for the Deep Sleep and Hibernate (lowered power supply and retention) modes. There is a separate low-noise regulator for the bandgap. The supply voltage range is 1.71 to 5.5 V with all functions and circuits operating over that range.

**Figure 6. PSoC 4 Power Supply**



The PSoC 4200 family allows two distinct modes of power supply operation: Unregulated External Supply, and Regulated External Supply modes.

### Unregulated External Supply


In this mode, the PSoC 4200 is powered by an External Power Supply that can be anywhere in the range of 1.8 to 5.5V. This range is also designed for battery-powered operation, for instance, the chip can be powered from a battery system that starts at 3.5V and works down to 1.8V. In this mode, the internal regulator of the PSoC 4200 supplies the internal logic and the VCCD output of the PSoC 4200 must be bypassed to ground via an external Capacitor (in the range of 1 to 1.6  $\mu\text{F}$ ; X5R ceramic or better).

Bypass capacitors must be used from VDDD to ground, typical practice for systems in this frequency range is to use a capacitor in the 1  $\mu\text{F}$  range in parallel with a smaller capacitor (0.1  $\mu\text{F}$  for example). Note that these are simply rules of thumb and that, for critical applications, the PCB layout, lead inductance, and the Bypass capacitor parasitic should be simulated to design and obtain optimal bypassing.

**Table 1. Example of a bypass scheme**

| Power Supply        | Bypass Capacitors   |
|---------------------|---|
| VDDD–VSS            | 0.1 $\mu\text{F}$ ceramic capacitor (C2) plus bulk capacitor 1 to 10 $\mu\text{F}$ (C1). Total Capacitance may be greater than 10 $\mu\text{F}$ .   |
| VCCD–VSS            | 1 $\mu\text{F}$ ceramic capacitor at the VCCD pin (C3)  |
| VREF–VSS (optional) | The internal bandgap may be bypassed with a 1 $\mu\text{F}$ to 10 $\mu\text{F}$ capacitor. Total capacitance may be greater than 10 $\mu\text{F}$ . |

**Figure 7. 28-pin SSOP Example**



### Regulated External Supply

In this mode, PSoC 4200 is powered by an external power supply that must be within the range of 1.71 to 1.89 V ( $1.8 \pm 5\%$ ); note that this range needs to include power supply ripple too. In this mode, VCCD, and VDDD pins are all shorted together and bypassed. The internal regulator is disabled in firmware.



## Development Support

The PSoC 4200 family has a rich set of documentation, development tools, and online resources to assist you during your development process. Visit [www.cypress.com/go/psoc4](http://www.cypress.com/go/psoc4) to find out more.

### Documentation

A suite of documentation supports the PSoC 4200 family to ensure that you can find answers to your questions quickly. This section contains a list of some of the key documents.

**Software User Guide:** A step-by-step guide for using PSoC Creator. The software user guide shows you how the PSoC Creator build process works in detail, how to use source control with PSoC Creator, and much more.

**Component Datasheets:** The flexibility of PSoC allows the creation of new peripherals (components) long after the device has gone into production. Component data sheets provide all of the information needed to select and use a particular component, including a functional description, API documentation, example code, and AC/DC specifications.

**Application Notes:** PSoC application notes discuss a particular application of PSoC in depth; examples include brushless DC

motor control and on-chip filtering. Application notes often include example projects in addition to the application note document.

**Technical Reference Manual:** The Technical Reference Manual (TRM) contains all the technical detail you need to use a PSoC device, including a complete description of all PSoC registers. The TRM is available in the Documentation section at [www.cypress.com/psoc4](http://www.cypress.com/psoc4).

### Online

In addition to print documentation, the Cypress PSoC forums connect you with fellow PSoC users and experts in PSoC from around the world, 24 hours a day, 7 days a week.

### Tools

With industry standard cores, programming, and debugging interfaces, the PSoC 4200 family is part of a development tool ecosystem. Visit us at [www.cypress.com/go/psoccreator](http://www.cypress.com/go/psoccreator) for the latest information on the revolutionary, easy to use PSoC Creator IDE, supported third party compilers, programmers, debuggers, and development kits.

## Electrical Specifications

### Absolute Maximum Ratings

**Table 2. Absolute Maximum Ratings**<sup>[1]</sup>

| Spec ID# | Parameter                   | Description  | Min  | Typ | Max                  | Units | Details/<br>Conditions                 |
|----------|-----------------------------|--|------|-----|----------------------|-------|--|
| SID1     | V <sub>DDD_ABS</sub>        | Digital supply relative to V <sub>SSD</sub>  | -0.5 | —   | 6                    | V     | Absolute max                           |
| SID2     | V <sub>CCD_ABS</sub>        | Direct digital core voltage input relative to V <sub>SSD</sub>   | -0.5 | —   | 1.95                 | V     | Absolute max                           |
| SID3     | V <sub>GPIO_ABS</sub>       | GPIO voltage   | -0.5 | —   | V <sub>DD</sub> +0.5 | V     | Absolute max                           |
| SID4     | I <sub>GPIO_ABS</sub>       | Maximum current per GPIO   | -25  | —   | 25                   | mA    | Absolute max                           |
| SID5     | I <sub>GPIO_injection</sub> | GPIO injection current, Max for V <sub>IH</sub> > V <sub>DDD</sub> , and Min for V <sub>IL</sub> < V <sub>SS</sub> | -0.5 | —   | 0.5                  | mA    | Absolute max, current injected per pin |
| BID44    | ESD_HBM                     | Electrostatic discharge human body model   | 2200 | —   | —                    | V     |  |
| BID45    | ESD_CDM                     | Electrostatic discharge charged device model   | 500  | —   | —                    | V     |  |
| BID46    | LU                          | Pin current for latch-up   | -200 | —   | 200                  | mA    |  |

### Device-Level Specifications

All specifications are valid for -40 °C ≤ T<sub>A</sub> ≤ 85 °C for A grade devices and -40 °C ≤ T<sub>A</sub> ≤ 105 °C for S grade devices, except where noted. Specifications are valid for 1.71 V to 5.5 V, except where noted.

**Table 3. DC Specifications**

| Spec ID#  | Parameter         | Description   | Min  | Typ  | Max  | Units | Details/<br>Conditions            |
|---|-------------------|---|------|------|------|-------|-----------------------------------|
| SID53   | V <sub>DD</sub>   | Power supply input voltage (V <sub>DDA</sub> = V <sub>DDD</sub> = V <sub>DD</sub> ) | 1.8  | —    | 5.5  | V     | With regulator enabled            |
| SID255  | V <sub>DDD</sub>  | Power supply input voltage unregulated  | 1.71 | 1.8  | 1.89 | V     | Internally unregulated supply     |
| SID54   | V <sub>CCD</sub>  | Output voltage (for core logic)   | —    | 1.8  | —    | V     |                                   |
| SID55   | C <sub>EFC</sub>  | External regulator voltage bypass   | 1    | 1.3  | 1.6  | μF    | X5R ceramic or better             |
| SID56   | C <sub>EXC</sub>  | Power supply decoupling capacitor   | —    | 1    | —    | μF    | X5R ceramic or better             |
| <b>Active Mode, V<sub>DD</sub> = 1.71 V to 5.5 V. Typical values measured at V<sub>DD</sub> = 3.3 V</b> |                   |   |      |      |      |       |                                   |
| SID9  | I <sub>DD4</sub>  | Execute from Flash; CPU at 6 MHz  | —    | —    | 2.8  | mA    |                                   |
| SID10   | I <sub>DD5</sub>  | Execute from Flash; CPU at 6 MHz  | —    | 2.2  | —    | mA    | T = 25 °C                         |
| SID12   | I <sub>DD7</sub>  | Execute from Flash; CPU at 12 MHz   | —    | —    | 4.2  | mA    |                                   |
| SID13   | I <sub>DD8</sub>  | Execute from Flash; CPU at 12 MHz   | —    | 3.7  | —    | mA    | T = 25 °C                         |
| SID16   | I <sub>DD11</sub> | Execute from Flash; CPU at 24 MHz   | —    | 6.7  | —    | mA    | T = 25 °C                         |
| SID17   | I <sub>DD12</sub> | Execute from Flash; CPU at 24 MHz   | —    | —    | 7.2  | mA    |                                   |
| SID19   | I <sub>DD14</sub> | Execute from Flash; CPU at 48 MHz   | —    | 12.8 | —    | mA    | T = 25 °C                         |
| SID20   | I <sub>DD15</sub> | Execute from Flash; CPU at 48 MHz   | —    | —    | 13.8 | mA    |                                   |
| <b>Sleep Mode, V<sub>DD</sub> = 1.7 V to 5.5 V</b>  |                   |   |      |      |      |       |                                   |
| SID25   | I <sub>DD20</sub> | I <sup>2</sup> C wakeup, WDT, and Comparators on. 6 MHz                             | —    | 1.3  | 1.8  | mA    | V <sub>DD</sub> = 1.71 V to 5.5 V |

**Note**

- Usage above the absolute maximum conditions listed in Table 2 may cause permanent damage to the device. Exposure to absolute maximum conditions for extended periods of time may affect device reliability. The maximum storage temperature is 150 °C in compliance with JEDEC Standard JESD22-A103, High Temperature Storage Life. When used below absolute maximum conditions but above normal operating conditions, the device may not operate to specification.



**Table 3. DC Specifications** (continued)

| Spec ID#   | Parameter           | Description   | Min | Typ | Max  | Units | Details/<br>Conditions                |
|--|---------------------|---|-----|-----|------|-------|---------------------------------------|
| SID25A   | I <sub>DD20A</sub>  | I <sup>2</sup> C wakeup, WDT, and Comparators on.<br>12 MHz | –   | 1.7 | 2.2  | mA    | V <sub>DD</sub> = 1.71 V to<br>5.5 V  |
| Deep Sleep Mode, V <sub>DD</sub> = 1.8 V to 3.6V (Regulator on)          |                     |   |     |     |      |       |                                       |
| SID31  | I <sub>DD26</sub>   | I <sup>2</sup> C wakeup and WDT on                          | –   | 1.3 | –    | μA    | T = 25 °C                             |
| SID32  | I <sub>DD27</sub>   | I <sup>2</sup> C wakeup and WDT on                          | –   | –   | 45   | μA    | T = 85 °C                             |
| Deep Sleep Mode, V <sub>DD</sub> = 3.6 V to 5.5 V                        |                     |   |     |     |      |       |                                       |
| SID34  | I <sub>DD29</sub>   | I <sup>2</sup> C wakeup and WDT on                          | –   | 1.5 | 15   | μA    | Typ at 25 °C<br>Max at 85 °C          |
| Deep Sleep Mode, V <sub>DD</sub> = 1.71 V to 1.89 V (Regulator bypassed) |                     |   |     |     |      |       |                                       |
| SID37  | I <sub>DD32</sub>   | I <sup>2</sup> C wakeup and WDT on                          | –   | 1.7 | –    | μA    | T = 25 °C                             |
| SID38  | I <sub>DD33</sub>   | I <sup>2</sup> C wakeup and WDT on                          | –   | –   | 60   | μA    | T = 85 °C                             |
| Deep Sleep Mode, +105 °C   |                     |   |     |     |      |       |                                       |
| SID33Q   | I <sub>DD28Q</sub>  | I <sup>2</sup> C wakeup and WDT on. Regulator Off.          | –   | –   | 135  | μA    | V <sub>DD</sub> = 1.71 V to<br>1.89 V |
| SID34Q   | I <sub>DD29Q</sub>  | I <sup>2</sup> C wakeup and WDT on                          | –   | –   | 180  | μA    | V <sub>DD</sub> = 1.8 V to<br>3.6 V   |
| SID35Q   | I <sub>DD30Q</sub>  | I <sup>2</sup> C wakeup and WDT on                          | –   | –   | 140  | μA    | V <sub>DD</sub> = 3.6 V to<br>5.5 V   |
| Hibernate Mode, V <sub>DD</sub> = 1.8 V to 3.6 V (Regulator on)          |                     |   |     |     |      |       |                                       |
| SID40  | I <sub>DD35</sub>   | GPIO & Reset active   | –   | 150 | –    | nA    | T = 25 °C                             |
| SID41  | I <sub>DD36</sub>   | GPIO & Reset active   | –   | –   | 1000 | nA    | T = 85 °C                             |
| Hibernate Mode, V <sub>DD</sub> = 3.6 V to 5.5 V                         |                     |   |     |     |      |       |                                       |
| SID43  | I <sub>DD38</sub>   | GPIO & Reset active   | –   | 150 | –    | nA    | T = 25 °C                             |
| Hibernate Mode, V <sub>DD</sub> = 1.71 V to 1.89 V (Regulator bypassed)  |                     |   |     |     |      |       |                                       |
| SID46  | I <sub>DD41</sub>   | GPIO & Reset active   | –   | 150 | –    | nA    | T = 25 °C                             |
| SID47  | I <sub>DD42</sub>   | GPIO & Reset active   | –   | –   | 1000 | nA    | T = 85 °C                             |
| Hibernate Mode, +105 °C  |                     |   |     |     |      |       |                                       |
| SID42Q   | I <sub>DD37Q</sub>  | Regulator Off   | –   | –   | 19.4 | μA    | V <sub>DD</sub> = 1.71 V to<br>1.89 V |
| SID43Q   | I <sub>DD38Q</sub>  |   | –   | –   | 17   | μA    | V <sub>DD</sub> = 1.8 V to<br>3.6 V   |
| SID44Q   | I <sub>DD39Q</sub>  |   | –   | –   | 16   | μA    | V <sub>DD</sub> = 3.6 V to<br>5.5 V   |
| Stop Mode  |                     |   |     |     |      |       |                                       |
| SID304   | I <sub>DD43A</sub>  | Stop Mode current; V <sub>DD</sub> = 3.3 V                  | –   | 20  | 80   | nA    | Typ at 25 °C<br>Max at 85 °C          |
|  |                     | Stop Mode current; V <sub>DD</sub> = 5.5 V                  | –   | 20  | 750  | nA    | Typ at 25 °C<br>Max at 85 °C          |
| Stop Mode, +105 °C   |                     |   |     |     |      |       |                                       |
| SID304Q  | I <sub>DD43AQ</sub> | Stop Mode current; V <sub>DD</sub> = 3.6 V                  | –   | –   | 5645 | nA    |                                       |
| XRES current   |                     |   |     |     |      |       |                                       |
| SID307   | I <sub>DD_XR</sub>  | Supply current while XRES asserted                          | –   | 2   | 5    | mA    |                                       |

**Table 4. AC Specifications**

| Spec ID# | Parameter               | Description                          | Min | Typ | Max | Units | Details/<br>Conditions                        |
|----------|-------------------------|--------------------------------------|-----|-----|-----|-------|---|
| SID48    | F <sub>CPU</sub>        | CPU frequency                        | DC  | –   | 48  | MHz   | 1.71 ≤ V <sub>DD</sub> ≤ 5.5                  |
| SID49    | T <sub>SLEEP</sub>      | Wakeup from sleep mode               | –   | 0   | –   | μs    | Guaranteed by characterization                |
| SID50    | T <sub>DEEPSLEEP</sub>  | Wakeup from Deep Sleep mode          | –   | –   | 25  | μs    | 24-MHz IMO.<br>Guaranteed by characterization |
| SID51    | T <sub>HIBERNATE</sub>  | Wakeup from Hibernate and Stop modes | –   | –   | 2   | ms    | Guaranteed by characterization                |
| SID52    | T <sub>RESETWIDTH</sub> | External reset pulse width           | 1   | –   | –   | μs    | Guaranteed by characterization                |

### GPIO

**Table 5. GPIO DC Specifications**

| Spec ID# | Parameter                      | Description  | Min                     | Typ | Max                    | Units | Details/<br>Conditions                                      |
|----------|--------------------------------|--|-------------------------|-----|------------------------|-------|---|
| SID57    | V <sub>IH</sub> <sup>[2]</sup> | Input voltage high threshold   | 0.7 × V <sub>DDD</sub>  | –   | –                      | V     | CMOS Input  |
| SID58    | V <sub>IL</sub>                | Input voltage low threshold  | –                       | –   | 0.3 × V <sub>DDD</sub> | V     | CMOS Input  |
| SID241   | V <sub>IH</sub> <sup>[2]</sup> | LVTTL input, V <sub>DDD</sub> < 2.7 V                                | 0.7 × V <sub>DDD</sub>  | –   | –                      | V     |   |
| SID242   | V <sub>IL</sub>                | LVTTL input, V <sub>DDD</sub> < 2.7 V                                | –                       | –   | 0.3 × V <sub>DDD</sub> | V     |   |
| SID243   | V <sub>IH</sub> <sup>[2]</sup> | LVTTL input, V <sub>DDD</sub> ≥ 2.7 V                                | 2.0                     | –   | –                      | V     |   |
| SID244   | V <sub>IL</sub>                | LVTTL input, V <sub>DDD</sub> ≥ 2.7 V                                | –                       | –   | 0.8                    | V     |   |
| SID59    | V <sub>OH</sub>                | Output voltage high level  | V <sub>DDD</sub> – 0.6  | –   | –                      | V     | I <sub>OH</sub> = 4 mA at<br>3 V V <sub>DDD</sub>           |
| SID60    | V <sub>OH</sub>                | Output voltage high level  | V <sub>DDD</sub> – 0.5  | –   | –                      | V     | I <sub>OH</sub> = 1 mA at<br>1.8 V V <sub>DDD</sub>         |
| SID61    | V <sub>OL</sub>                | Output voltage low level   | –                       | –   | 0.6                    | V     | I <sub>OL</sub> = 4 mA at<br>1.8 V V <sub>DDD</sub>         |
| SID62    | V <sub>OL</sub>                | Output voltage low level   | –                       | –   | 0.6                    | V     | I <sub>OL</sub> = 8 mA at<br>3 V V <sub>DDD</sub>           |
| SID62A   | V <sub>OL</sub>                | Output voltage low level   | –                       | –   | 0.4                    | V     | I <sub>OL</sub> = 3 mA at<br>3 V V <sub>DDD</sub>           |
| SID63    | R <sub>PULLUP</sub>            | Pull-up resistor   | 3.5                     | 5.6 | 8.5                    | kΩ    |   |
| SID64    | R <sub>PULLDOWN</sub>          | Pull-down resistor   | 3.5                     | 5.6 | 8.5                    | kΩ    |   |
| SID65    | I <sub>IL</sub>                | Input leakage current (absolute value)                               | –                       | –   | 2                      | nA    | 25 °C, V <sub>DDD</sub> =<br>3.0 V                          |
| SID65A   | I <sub>IL_CTBM</sub>           | Input leakage current (absolute value) for CTBM pins                 | –                       | –   | 4                      | nA    |   |
| SID66    | C <sub>IN</sub>                | Input capacitance  | –                       | –   | 7                      | pF    |   |
| SID67    | V <sub>HYSTTL</sub>            | Input hysteresis LVTTL   | 25                      | 40  | –                      | mV    | V <sub>DDD</sub> ≥ 2.7 V.<br>Guaranteed by characterization |
| SID68    | V <sub>HYSCMOS</sub>           | Input hysteresis CMOS  | 0.05 × V <sub>DDD</sub> | –   | –                      | mV    | Guaranteed by characterization                              |
| SID69    | I <sub>DIODE</sub>             | Current through protection diode to V <sub>DD</sub> /V <sub>SS</sub> | –                       | –   | 100                    | μA    | Guaranteed by characterization                              |
| SID69A   | I <sub>TOT_GPIO</sub>          | Maximum Total Source or Sink Chip Current                            | –                       | –   | 200                    | mA    | Guaranteed by characterization                              |

**Note**

 2. V<sub>IH</sub> must not exceed V<sub>DDD</sub> + 0.2 V.

**Table 6. GPIO AC Specifications**

(Guaranteed by Characterization)

| Spec ID# | Parameter     | Description  | Min | Typ | Max  | Units | Details/<br>Conditions               |
|----------|---------------|--|-----|-----|------|-------|--------------------------------------|
| SID70    | $T_{RISEF}$   | Rise time in fast strong mode                                    | 2   | –   | 12   | ns    | 3.3 V $V_{DDD}$ ,<br>Cload = 25 pF   |
| SID71    | $T_{FALLF}$   | Fall time in fast strong mode                                    | 2   | –   | 12   | ns    | 3.3 V $V_{DDD}$ ,<br>Cload = 25 pF   |
| SID72    | $T_{RISES}$   | Rise time in slow strong mode                                    | 10  | –   | 60   |       | 3.3 V $V_{DDD}$ ,<br>Cload = 25 pF   |
| SID73    | $T_{FALLS}$   | Fall time in slow strong mode                                    | 10  | –   | 60   |       | 3.3 V $V_{DDD}$ ,<br>Cload = 25 pF   |
| SID74    | $F_{GPIOUT1}$ | GPIO Fout; 3.3 V $\leq V_{DDD} \leq 5.5$ V. Fast strong mode.    | –   | –   | 33   | MHz   | 90/10%, 25 pF load, 60/40 duty cycle |
| SID75    | $F_{GPIOUT2}$ | GPIO Fout; 1.7 V $\leq V_{DDD} \leq 3.3$ V. Fast strong mode.    | –   | –   | 16.7 | MHz   | 90/10%, 25 pF load, 60/40 duty cycle |
| SID76    | $F_{GPIOUT3}$ | GPIO Fout; 3.3 V $\leq V_{DDD} \leq 5.5$ V. Slow strong mode.    | –   | –   | 7    | MHz   | 90/10%, 25 pF load, 60/40 duty cycle |
| SID245   | $F_{GPIOUT4}$ | GPIO Fout; 1.7 V $\leq V_{DDD} \leq 3.3$ V. Slow strong mode.    | –   | –   | 3.5  | MHz   | 90/10%, 25 pF load, 60/40 duty cycle |
| SID246   | $F_{GPIOIN}$  | GPIO input operating frequency; 1.71 V $\leq V_{DDD} \leq 5.5$ V | –   | –   | 48   | MHz   | 90/10% $V_{IO}$                      |

### XRES

**Table 7. XRES DC Specifications**

| Spec ID# | Parameter     | Description  | Min                  | Typ | Max                  | Units      | Details/<br>Conditions         |
|----------|---------------|--|----------------------|-----|----------------------|------------|--------------------------------|
| SID77    | $V_{IH}$      | Input voltage high threshold                         | $0.7 \times V_{DDD}$ | –   | –                    | V          | CMOS Input                     |
| SID78    | $V_{IL}$      | Input voltage low threshold                          | –                    | –   | $0.3 \times V_{DDD}$ | V          | CMOS Input                     |
| SID79    | $R_{PULLUP}$  | Pull-up resistor                                     | 3.5                  | 5.6 | 8.5                  | k $\Omega$ |                                |
| SID80    | $C_{IN}$      | Input capacitance                                    | –                    | 3   | –                    | pF         |                                |
| SID81    | $V_{HYSXRES}$ | Input voltage hysteresis                             | –                    | 100 | –                    | mV         | Guaranteed by characterization |
| SID82    | $I_{DIODE}$   | Current through protection diode to $V_{DDD}/V_{SS}$ | –                    | –   | 100                  | $\mu$ A    | Guaranteed by characterization |

**Table 8. XRES AC Specifications**

| Spec ID# | Parameter        | Description       | Min | Typ | Max | Units   | Details/<br>Conditions         |
|----------|------------------|-------------------|-----|-----|-----|---------|--------------------------------|
| SID83    | $T_{RESETWIDTH}$ | Reset pulse width | 1   | –   | –   | $\mu$ s | Guaranteed by characterization |

**Table 11. Comparator AC Specifications**

(Guaranteed by Characterization)

| Spec ID# | Parameter          | Description  | Min | Typ | Max | Units | Details/Conditions |
|----------|--------------------|--|-----|-----|-----|-------|--------------------|
| SID91    | T <sub>RESP1</sub> | Response time, normal mode   | –   | –   | 110 | ns    | 50 mV overdrive    |
| SID258   | T <sub>RESP2</sub> | Response time, low power mode  | –   | –   | 200 | ns    | 50 mV overdrive    |
| SID92    | T <sub>RESP3</sub> | Response time, ultra low power mode<br>(V <sub>DDD</sub> ≥ 2.2 V for Temp < 0 °C,<br>V <sub>DDD</sub> ≥ 1.8 V for Temp > 0 °C) | –   | –   | 15  | µs    | 200 mV overdrive   |

### Temperature Sensor

**Table 12. Temperature Sensor Specifications**

| Spec ID# | Parameter            | Description                 | Min | Typ | Max | Units | Details/Conditions |
|----------|----------------------|-----------------------------|-----|-----|-----|-------|--------------------|
| SID93    | T <sub>SENSACC</sub> | Temperature sensor accuracy | –5  | ±1  | +5  | °C    | –40 to +85 °C      |

### SAR ADC

**Table 13. SAR ADC DC Specifications**

| Spec ID# | Parameter | Description                        | Min             | Typ | Max              | Units | Details/Conditions  |
|----------|-----------|------------------------------------|-----------------|-----|------------------|-------|---|
| SID94    | A_RES     | Resolution                         | –               | –   | 12               | bits  |   |
| SID95    | A_CHNIS_S | Number of channels - single ended  | –               | –   | 8                |       | 8 full speed  |
| SID96    | A-CHNKS_D | Number of channels - differential  | –               | –   | 4                |       | Diff inputs use neighboring I/O                                     |
| SID97    | A-MONO    | Monotonicity                       | –               | –   | –                |       | Yes. Based on characterization                                      |
| SID98    | A_GAINERR | Gain error                         | –               | –   | ±0.1             | %     | With external reference. Guaranteed by characterization             |
| SID99    | A_OFFSET  | Input offset voltage               | –               | –   | 2                | mV    | Measured with 1-V V <sub>REF</sub> . Guaranteed by characterization |
| SID100   | A_ISAR    | Current consumption                | –               | –   | 1                | mA    |   |
| SID101   | A_VINS    | Input voltage range - single ended | V <sub>SS</sub> | –   | V <sub>DDA</sub> | V     | Based on device characterization                                    |
| SID102   | A_VIND    | Input voltage range - differential | V <sub>SS</sub> | –   | V <sub>DDA</sub> | V     | Based on device characterization                                    |
| SID103   | A_INRES   | Input resistance                   | –               | –   | 2.2              | KΩ    | Based on device characterization                                    |
| SID104   | A_INCAP   | Input capacitance                  | –               | –   | 10               | pF    | Based on device characterization                                    |

### CSD

**Table 15. CSD Block Specification**

| Spec ID#                 | Parameter  | Description   | Min  | Typ   | Max | Units | Details/<br>Conditions                                    |
|--------------------------|------------|---|------|-------|-----|-------|---|
| <b>CSD Specification</b> |            |   |      |       |     |       |   |
| SID308                   | VCSD       | Voltage range of operation  | 1.71 | –     | 5.5 | V     |   |
| SID309                   | IDAC1      | DNL for 8-bit resolution  | –1   | –     | 1   | LSB   |   |
| SID310                   | IDAC1      | INL for 8-bit resolution  | –3   | –     | 3   | LSB   |   |
| SID311                   | IDAC2      | DNL for 7-bit resolution  | –1   | –     | 1   | LSB   |   |
| SID312                   | IDAC2      | INL for 7-bit resolution  | –3   | –     | 3   | LSB   |   |
| SID313                   | SNR        | Ratio of counts of finger to noise.<br>Guaranteed by characterization | 5    | –     | –   | Ratio | Capacitance range<br>of 9 to 35 pF, 0.1 pF<br>sensitivity |
| SID314                   | IDAC1_CRT1 | Output current of Idac1 (8-bits) in High<br>range                     | –    | 612   | –   | μA    |   |
| SID314A                  | IDAC1_CRT2 | Output current of Idac1(8-bits) in Low<br>range                       | –    | 306   | –   | μA    |   |
| SID315                   | IDAC2_CRT1 | Output current of Idac2 (7-bits) in High<br>range                     | –    | 304.8 | –   | μA    |   |
| SID315A                  | IDAC2_CRT2 | Output current of Idac2 (7-bits) in Low<br>range                      | –    | 152.4 | –   | μA    |   |

### LCD Direct Drive

**Table 19. LCD Direct Drive DC Specifications**

(Guaranteed by Characterization)

| Spec ID | Parameter      | Description                                     | Min | Typ | Max  | Units | Details/Conditions                  |
|---------|----------------|---|-----|-----|------|-------|-------------------------------------|
| SID154  | $I_{LCDLOW}$   | Operating current in low power mode             | –   | 5   | –    | μA    | 16 × 4 small segment disp. at 50 Hz |
| SID155  | $C_{LDCAP}$    | LCD capacitance per segment/common driver       | –   | 500 | 5000 | pF    | Guaranteed by Design                |
| SID156  | $LCD_{OFFSET}$ | Long-term segment offset                        | –   | 20  | –    | mV    |                                     |
| SID157  | $I_{LCDOP1}$   | PWM Mode current. 5-V bias. 24-MHz IMO. 25 °C   | –   | 0.6 | –    | mA    | 32 × 4 segments. 50 Hz              |
| SID158  | $I_{LCDOP2}$   | PWM Mode current. 3.3-V bias. 24-MHz IMO. 25 °C | –   | 0.5 | –    | mA    | 32 × 4 segments. 50 Hz              |

**Table 20. LCD Direct Drive AC Specifications**

(Guaranteed by Characterization)

| Spec ID | Parameter | Description    | Min | Typ | Max | Units | Details/Conditions |
|---------|-----------|----------------|-----|-----|-----|-------|--------------------|
| SID159  | $F_{LCD}$ | LCD frame rate | 10  | 50  | 150 | Hz    |                    |

**Table 21. Fixed UART DC Specifications**

(Guaranteed by Characterization)

| Spec ID | Parameter   | Description                                 | Min | Typ | Max | Units | Details/Conditions |
|---------|-------------|---|-----|-----|-----|-------|--------------------|
| SID160  | $I_{UART1}$ | Block current consumption at 100 Kbits/sec  | –   | –   | 55  | μA    |                    |
| SID161  | $I_{UART2}$ | Block current consumption at 1000 Kbits/sec | –   | –   | 312 | μA    |                    |

**Table 22. Fixed UART AC Specifications**

(Guaranteed by Characterization)

| Spec ID | Parameter  | Description | Min | Typ | Max | Units |
|---------|------------|-------------|-----|-----|-----|-------|
| SID162  | $F_{UART}$ | Bit rate    | –   | –   | 1   | Mbps  |



### SPI Specifications

**Table 23. Fixed SPI DC Specifications**

(Guaranteed by Characterization)

| Spec ID | Parameter         | Description                              | Min | Typ | Max | Units |
|---------|-------------------|--|-----|-----|-----|-------|
| SID163  | I <sub>SPI1</sub> | Block current consumption at 1 Mbits/sec | –   | –   | 360 | μA    |
| SID164  | I <sub>SPI2</sub> | Block current consumption at 4 Mbits/sec | –   | –   | 560 | μA    |
| SID165  | I <sub>SPI3</sub> | Block current consumption at 8 Mbits/sec | –   | –   | 600 | μA    |

**Table 24. Fixed SPI AC Specifications**

(Guaranteed by Characterization)

| Spec ID | Parameter        | Description                                       | Min | Typ | Max | Units |
|---------|------------------|---|-----|-----|-----|-------|
| SID166  | F <sub>SPI</sub> | SPI operating frequency (master; 6X oversampling) | –   | –   | 8   | MHz   |

**Table 25. Fixed SPI Master mode AC Specifications**

(Guaranteed by Characterization)

| Spec ID | Parameter        | Description  | Min | Typ | Max | Units |
|---------|------------------|--|-----|-----|-----|-------|
| SID167  | T <sub>DMO</sub> | MOSI valid after Sclock driving edge   | –   | –   | 15  | ns    |
| SID168  | T <sub>DSI</sub> | MISO valid before Sclock capturing edge. Full clock, late MISO Sampling used | 20  | –   | –   | ns    |
| SID169  | T <sub>HMO</sub> | Previous MOSI data hold time with respect to capturing edge at Slave         | 0   | –   | –   | ns    |

**Table 26. Fixed SPI Slave mode AC Specifications**

(Guaranteed by Characterization)

| Spec ID | Parameter            | Description   | Min | Typ | Max                          | Units | Details/Conditions |
|---------|----------------------|---|-----|-----|------------------------------|-------|--------------------|
| SID170  | T <sub>DMI</sub>     | MOSI valid before Sclock capturing edge                 | 40  | –   | –                            | ns    |                    |
| SID171  | T <sub>DSO</sub>     | MISO valid after Sclock driving edge                    | –   | –   | 42 + 3 × T <sub>scbclk</sub> | ns    |                    |
| SID171A | T <sub>DSO_ext</sub> | MISO valid after Sclock driving edge in Ext. Clock mode | –   | –   | 48                           | ns    |                    |
| SID172  | T <sub>HSO</sub>     | Previous MISO data hold time                            | 0   | –   | –                            | ns    |                    |
| SID172A | T <sub>SSELSCK</sub> | SSEL Valid to first SCK Valid edge                      | 100 | –   | –                            | ns    |                    |

### Memory

**Table 27. Flash DC Specifications**

| Spec ID | Parameter       | Description               | Min  | Typ | Max | Units | Details/Conditions |
|---------|-----------------|---------------------------|------|-----|-----|-------|--------------------|
| SID173  | V <sub>PE</sub> | Erase and program voltage | 1.71 | –   | 5.5 | V     |                    |

**Table 28. Flash AC Specifications**

| Spec ID | Parameter                              | Description  | Min   | Typ | Max | Units   | Details/Conditions  |
|---------|--|--|-------|-----|-----|---------|---|
| SID174  | T <sub>ROWWRITE</sub> <sup>[3]</sup>   | Row (block) write time (erase and program)   | –     | –   | 20  | ms      | Row (block) = 128 bytes.<br>–40 °C ≤ T <sub>A</sub> ≤ 85 °C |
|         |  |  | –     | –   | 26  | ms      | Row (block) = 128 bytes. –40 °C ≤ T <sub>A</sub> ≤ 105 °C   |
| SID175  | T <sub>ROWERASE</sub> <sup>[3]</sup>   | Row erase time   | –     | –   | 13  | ms      |   |
| SID176  | T <sub>ROWPROGRAM</sub> <sup>[3]</sup> | Row program time after erase   | –     | –   | 7   | ms      | –40 °C ≤ T <sub>A</sub> ≤ 85 °C                             |
|         |  |  | –     | –   | 13  | ms      | –40 °C ≤ T <sub>A</sub> ≤ 105 °C                            |
| SID178  | T <sub>BULKERASE</sub> <sup>[3]</sup>  | Bulk erase time (32 KB)  | –     | –   | 35  | ms      |   |
| SID180  | T <sub>DEVPROG</sub> <sup>[3]</sup>    | Total device program time  | –     | –   | 7   | seconds | Guaranteed by characterization                              |
| SID181  | F <sub>END</sub>                       | Flash endurance  | 100 K | –   | –   | cycles  | Guaranteed by characterization                              |
| SID182  | F <sub>RET</sub>                       | Flash retention. T <sub>A</sub> ≤ 55 °C, 100 K P/E cycles  | 20    | –   | –   | years   | Guaranteed by characterization                              |
| SID182A |  | Flash retention. T <sub>A</sub> ≤ 85 °C, 10 K P/E cycles   | 10    | –   | –   | years   | Guaranteed by characterization                              |
| SID182B | F <sub>RETQ</sub>                      | Flash retention. T <sub>A</sub> ≤ 105 °C, 10K P/E cycles, ≤ three years at T <sub>A</sub> ≥ 85 °C. | 10    | 20  | –   |         | Guaranteed by characterization.                             |

**Note**

- It can take as much as 20 milliseconds to write to Flash. During this time the device should not be Reset, or Flash operations will be interrupted and cannot be relied on to have completed. Reset sources include the XRES pin, software resets, CPU lockup states and privilege violations, improper power supply levels, and watchdogs. Make certain that these are not inadvertently activated.

### Internal Low-Speed Oscillator

**Table 36. ILO DC Specifications**

(Guaranteed by Design)

| Spec ID | Parameter            | Description                     | Min | Typ | Max  | Units | Details/Conditions             |
|---------|----------------------|---------------------------------|-----|-----|------|-------|--------------------------------|
| SID231  | I <sub>ILO1</sub>    | ILO operating current at 32 kHz | –   | 0.3 | 1.05 | μA    | Guaranteed by characterization |
| SID233  | I <sub>ILOLEAK</sub> | ILO leakage current             | –   | 2   | 15   | nA    | Guaranteed by design           |

**Table 37. ILO AC Specifications**

| Spec ID | Parameter              | Description              | Min | Typ | Max | Units | Details/Conditions                                     |
|---------|------------------------|--------------------------|-----|-----|-----|-------|--|
| SID234  | T <sub>STARTILO1</sub> | ILO startup time         | –   | –   | 2   | ms    | Guaranteed by characterization                         |
| SID236  | T <sub>ILODUTY</sub>   | ILO duty cycle           | 40  | 50  | 60  | %     | Guaranteed by characterization                         |
| SID237  | F <sub>ILOTRIM1</sub>  | 32 kHz trimmed frequency | 15  | 32  | 50  | kHz   | Max. ILO frequency is 70 kHz if T <sub>A</sub> > 85 °C |

**Table 38. External Clock Specifications**

| Spec ID | Parameter  | Description                               | Min | Typ | Max | Units | Details/Conditions             |
|---------|------------|---|-----|-----|-----|-------|--------------------------------|
| SID305  | ExtClkFreq | External Clock input Frequency            | 0   | –   | 48  | MHz   | Guaranteed by characterization |
| SID306  | ExtClkDuty | Duty cycle; Measured at V <sub>DD/2</sub> | 45  | –   | 55  | %     | Guaranteed by characterization |

**Table 39. UDB AC Specifications**

(Guaranteed by Characterization)

| Spec ID                            | Parameter                 | Description   | Min | Typ | Max | Units | Details/Conditions |
|------------------------------------|---------------------------|---|-----|-----|-----|-------|--------------------|
| <b>Datapath performance</b>        |                           |   |     |     |     |       |                    |
| SID249                             | F <sub>MAX-TIMER</sub>    | Max frequency of 16-bit timer in a UDB pair         | –   | –   | 48  | MHz   |                    |
| SID250                             | F <sub>MAX-ADDER</sub>    | Max frequency of 16-bit adder in a UDB pair         | –   | –   | 48  | MHz   |                    |
| SID251                             | F <sub>MAX_CRC</sub>      | Max frequency of 16-bit CRC/PRS in a UDB pair       | –   | –   | 48  | MHz   |                    |
| <b>PLD Performance in UDB</b>      |                           |   |     |     |     |       |                    |
| SID252                             | F <sub>MAX_PLD</sub>      | Max frequency of 2-pass PLD function in a UDB pair  | –   | –   | 48  | MHz   |                    |
| <b>Clock to Output Performance</b> |                           |   |     |     |     |       |                    |
| SID253                             | T <sub>CLK_OUT_UDB1</sub> | Prop. delay for clock in to data out at 25 °C, Typ. | –   | 15  | –   | ns    |                    |
| SID254                             | T <sub>CLK_OUT_UDB2</sub> | Prop. delay for clock in to data out, Worst case.   | –   | 25  | –   | ns    |                    |

## Ordering Information

The PSoC 4200 part numbers and features are listed in the following table.

**Table 42. PSoC 4200 Family Ordering Information**


| Family | MPN              | Features            |            |           |     |              |          |                  |                |                |              |            |      | Package | Operating Temperature   |                          |
|--------|------------------|---------------------|------------|-----------|-----|--------------|----------|------------------|----------------|----------------|--------------|------------|------|---------|-------------------------|--------------------------|
|        |                  | Max CPU Speed (MHz) | Flash (KB) | SRAM (KB) | UDB | Opamp (CTBm) | CapSense | Direct LCD Drive | 12-bit SAR ADC | LP Comparators | TCPWM Blocks | SCB Blocks | GPIO | 28-SSOP | -40 to +85 °C (A grade) | -40 to +105 °C (S grade) |
| 4200   | CY8C4244PVA-442Z | 48                  | 16         | 4         | 2   | 1            | ✓        | ✓                | 1 Msps         | 2              | 4            | 2          | 24   | ✓       | ✓                       | -                        |
|        | CY8C4245PVA-452Z | 48                  | 32         | 4         | 4   | 0            | -        | ✓                | -              | 0              | 4            | 2          | 24   | ✓       | ✓                       | -                        |
|        | CY8C4245PVA-482Z | 48                  | 32         | 4         | 4   | 1            | ✓        | ✓                | 1 Msps         | 2              | 4            | 2          | 24   | ✓       | ✓                       | -                        |
|        | CY8C4244PVS-442Z | 48                  | 16         | 4         | 2   | 1            | ✓        | ✓                | 1 Msps         | 2              | 4            | 2          | 24   | ✓       | -                       | ✓                        |
|        | CY8C4245PVS-452Z | 48                  | 32         | 4         | 4   | 0            | -        | ✓                | -              | 0              | 4            | 2          | 24   | ✓       | -                       | ✓                        |
|        | CY8C4245PVS-482Z | 48                  | 32         | 4         | 4   | 1            | ✓        | ✓                | 1 Msps         | 2              | 4            | 2          | 24   | ✓       | -                       | ✓                        |

## Part Numbering Conventions

PSoC 4 devices follow the part numbering convention described in the following table. All fields are single-character alphanumeric (0, 1, 2, ..., 9, A,B, ..., Z) unless stated otherwise.

The part numbers are of the form CY8C4ABCDEF-GHI where the fields are defined as follows.

### Example



## Acronyms

**Table 47. Acronyms Used in this Document**

| Acronym | Description   |
|---------|---|
| abus    | analog local bus  |
| ADC     | analog-to-digital converter   |
| AG      | analog global   |
| AHB     | AMBA (advanced microcontroller bus architecture) high-performance bus, an ARM data transfer bus |
| ALU     | arithmetic logic unit   |
| AMUXBUS | analog multiplexer bus  |
| API     | application programming interface   |
| APSR    | application program status register   |
| ARM®    | advanced RISC machine, a CPU architecture   |
| ATM     | automatic thump mode  |
| BW      | bandwidth   |
| CAN     | Controller Area Network, a communications protocol  |
| CMRR    | common-mode rejection ratio   |
| CPU     | central processing unit   |
| CRC     | cyclic redundancy check, an error-checking protocol   |
| DAC     | digital-to-analog converter, see also IDAC, VDAC  |
| DFB     | digital filter block  |
| DIO     | digital input/output, GPIO with only digital capabilities, no analog. See GPIO.                 |
| DMIPS   | Dhrystone million instructions per second   |
| DMA     | direct memory access, see also TD   |
| DNL     | differential nonlinearity, see also INL   |
| DNU     | do not use  |
| DR      | port write data registers   |
| DSI     | digital system interconnect   |
| DWT     | data watchpoint and trace   |
| ECC     | error correcting code   |
| ECO     | external crystal oscillator   |
| EEPROM  | electrically erasable programmable read-only memory   |
| EMI     | electromagnetic interference  |
| EMIF    | external memory interface   |
| EOC     | end of conversion   |
| EOF     | end of frame  |
| EPSR    | execution program status register   |
| ESD     | electrostatic discharge   |

**Table 47. Acronyms Used in this Document** *(continued)*

| Acronym                  | Description  |
|--------------------------|--|
| ETM                      | embedded trace macrocell                               |
| FIR                      | finite impulse response, see also IIR                  |
| FPB                      | flash patch and breakpoint                             |
| FS                       | full-speed   |
| GPIO                     | general-purpose input/output, applies to a PSoC pin    |
| HVI                      | high-voltage interrupt, see also LVI, LVD              |
| IC                       | integrated circuit                                     |
| IDAC                     | current DAC, see also DAC, VDAC                        |
| IDE                      | integrated development environment                     |
| I <sup>2</sup> C, or IIC | Inter-Integrated Circuit, a communications protocol    |
| IIR                      | infinite impulse response, see also FIR                |
| ILO                      | internal low-speed oscillator, see also IMO            |
| IMO                      | internal main oscillator, see also ILO                 |
| INL                      | integral nonlinearity, see also DNL                    |
| I/O                      | input/output, see also GPIO, DIO, SIO, USBIO           |
| IPOR                     | initial power-on reset                                 |
| IPSR                     | interrupt program status register                      |
| IRQ                      | interrupt request                                      |
| ITM                      | instrumentation trace macrocell                        |
| LCD                      | liquid crystal display                                 |
| LIN                      | Local Interconnect Network, a communications protocol. |
| LR                       | link register  |
| LUT                      | lookup table   |
| LVD                      | low-voltage detect, see also LVI                       |
| LVI                      | low-voltage interrupt, see also HVI                    |
| LVTTL                    | low-voltage transistor-transistor logic                |
| MAC                      | multiply-accumulate                                    |
| MCU                      | microcontroller unit                                   |
| MISO                     | master-in slave-out                                    |
| NC                       | no connect   |
| NMI                      | nonmaskable interrupt                                  |
| NRZ                      | non-return-to-zero                                     |
| NVIC                     | nested vectored interrupt controller                   |
| NVL                      | nonvolatile latch, see also WOL                        |
| opamp                    | operational amplifier                                  |
| PAL                      | programmable array logic, see also PLD                 |
| PC                       | program counter  |
| PCB                      | printed circuit board                                  |

## Document Conventions

### Units of Measure

**Table 48. Units of Measure**

| Symbol | Unit of Measure        |
|--------|------------------------|
| °C     | degrees Celsius        |
| dB     | decibel                |
| fF     | femtofarad             |
| Hz     | hertz                  |
| KB     | 1024 bytes             |
| kbps   | kilobits per second    |
| Khr    | kilohour               |
| kHz    | kilohertz              |
| kΩ     | kilo ohm               |
| ksps   | kilosamples per second |
| LSB    | least significant bit  |
| Mbps   | megabits per second    |
| MHz    | megahertz              |
| MΩ     | mega-ohm               |
| Msps   | egasamples per second  |
| μA     | microampere            |
| μF     | microfarad             |
| μH     | microhenry             |
| μs     | microsecond            |
| μV     | microvolt              |
| μW     | microwatt              |
| mA     | milliampere            |
| ms     | millisecond            |
| mV     | millivolt              |
| nA     | nanoampere             |
| ns     | nanosecond             |
| nV     | nanovolt               |
| Ω      | ohm                    |
| pF     | picofarad              |
| ppm    | parts per million      |
| ps     | picosecond             |
| s      | second                 |
| sps    | samples per second     |
| sqrtHz | square root of hertz   |
| V      | volt                   |



## Document History Page

| Document Title: Automotive PSoC <sup>®</sup> 4: PSoC 4200 Family Datasheet Programmable System-on-Chip (PSoC <sup>®</sup> )<br>Document Number: 001-93573 |         |                 |                 |  |
|---|---------|-----------------|-----------------|--|
| Revision  | ECN     | Orig. of Change | Submission Date | Description of Change                          |
| *D  | 5325598 | MVRE            | 07/04/2016      | Changed status from Preliminary to Final.      |
| *E  | 5675099 | SNPR            | 03/28/2017      | Updated <a href="#">Ordering Information</a> . |