



Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	ARM® Cortex®-M0
Core Size	32-Bit Single-Core
Speed	48MHz
Connectivity	I <sup>2</sup> C, IrDA, LINbus, Microwire, SmartCard, SPI, SSP, UART/USART
Peripherals	Brown-out Detect/Reset, CapSense, LCD, LVD, POR, PWM, WDT
Number of I/O	24
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	4K x 8
Voltage - Supply (Vcc/Vdd)	1.71V ~ 5.5V
Data Converters	A/D 8x12b SAR; D/A 2xIDAC
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SSOP (0.209", 5.30mm Width)
Supplier Device Package	28-SSOP
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/cy8c4245pvs-482

# Automotive PSoC® 4: PSoC 4200 Family Datasheet




#### **Contents**

Block Diagram	3
Functional Description	
Functional Overview	
CPU and Memory Subsystem	4
System Resources	4
Analog Blocks	5
Programmable Digital	6
Fixed Function Digital	7
GPIO	7
Special Function Peripherals	8
Pinouts	9
Power 1	11
Unregulated External Supply1	11
Regulated External Supply1	11
Development Support 1	12
Documentation 1	12
Online 1	12
Tools 1	12
Electrical Specifications 1	13
Absolute Maximum Ratings 1	13
Device-Level Specifications 1	

Analog Peripherals	17
Digital Peripherals	22
Memory	25
System Resources	26
Ordering Information	30
Part Numbering Conventions	30
Packaging	31
Acronyms	33
	35
Units of Measure	35
Document History Page	36
Sales, Solutions, and Legal Information	37
Worldwide Sales and Design Support	37
Products	37
PSoC® Solutions	37
Cypress Developer Community	37
Technical Support	



#### **Block Diagram**



#### **Functional Description**

The PSoC 4200 devices include extensive support for programming, testing, debugging, and tracing both hardware and firmware.

The ARM Serial\_Wire Debug (SWD) interface supports all programming and debug features of the device.

Complete debug-on-chip functionality enables full-device debugging in the final system using the standard production device. It does not require special interfaces, debugging pods, simulators, or emulators. Only the standard programming connections are required to fully support debug.

The PSoC Creator IDE provides fully integrated programming and debug support for the PSoC 4200 devices. The SWD interface is fully compatible with industry-standard third-party tools. With the ability to disable debug features, with very robust flash protection, and allowing customer-proprietary functionality

to be implemented in on-chip programmable blocks, the PSoC 4200 family provides a level of security not possible with multi-chip application solutions or with microcontrollers.

The debug circuits are enabled by default and can only be disabled in firmware. If not enabled, the only way to re-enable them is to erase the entire device, clear flash protection, and reprogram the device with new firmware that enables debugging.

Additionally, all device interfaces can be permanently disabled (device security) for applications concerned about phishing attacks due to a maliciously reprogrammed device or attempts to defeat security by starting and interrupting flash programming sequences. Because all programming, debug, and test interfaces are disabled when maximum device security is enabled, PSoC 4200 with device security enabled may not be returned for failure analysis. This is a trade-off PSoC 4200 allows the customer to make.



#### IMO Clock Source

The IMO is the primary source of internal clocking in PSoC 4200. It is trimmed during testing to achieve the specified accuracy. Trim values are stored in nonvolatile latches (NVL). Additional trim settings from flash can be used to compensate for changes. The IMO default frequency is 24 MHz and it can be adjusted between 3 to 48 MHz in steps of 1 MHz. IMO Tolerance with Cypress-provided calibration settings is ±2%.

#### ILO Clock Source

The ILO is a very low power oscillator, which is primarily used to generate clocks for peripheral operation in Deep Sleep mode. ILO-driven counters can be calibrated to the IMO to improve accuracy. Cypress provides a software component, which does the calibration.

#### Watchdog Timer

A watchdog timer is implemented in the clock block running from the ILO; this allows watchdog operation during Deep Sleep and generates a watchdog reset if not serviced before the timeout occurs. The watchdog reset is recorded in the Reset Cause register.

#### Reset

PSoC 4200 can be reset from a variety of sources including a software reset. Reset events are asynchronous and guarantee reversion to a known state. The reset cause is recorded in a register, which is sticky through reset and allows software to determine the cause of the Reset. An XRES pin is reserved for external reset to avoid complications with configuration and multiple pin functions during power-on or reconfiguration. The XRES pin has an internal pull-up resistor that is always enabled.

#### Voltage Reference

The PSoC 4200 reference system generates all internally required references. A 1% voltage reference spec is provided for the 12-bit ADC. To allow better signal to noise ratios (SNR) and better absolute accuracy, it is possible to bypass the internal reference using a GPIO pin or to use an external reference for the SAR.

#### **Analog Blocks**

#### 12-bit SAR ADC

The 12-bit 1 MSample/second SAR ADC can operate at a maximum clock rate of 18 MHz and requires a minimum of 18 clocks at that frequency to do a 12-bit conversion.

The block functionality is augmented for the user by adding a reference buffer to it (trimmable to  $\pm 1\%$ ) and by providing the choice (for the PSoC 4200 case) of three internal voltage references:  $V_{DD},\,V_{DD}/2,\,$  and  $V_{REF}$  (nominally 1.024 V) as well as an external reference through a GPIO pin. The Sample-and-Hold (S/H) aperture is programmable allowing the gain bandwidth requirements of the amplifier driving the SAR inputs, which determine its settling time, to be relaxed if required. System performance will be 65 dB for true 12-bit precision providing appropriate references are used and system noise levels permit. To improve performance in noisy conditions, it is possible to provide an external bypass (through a fixed pin location) for the internal reference amplifier.

The SAR is connected to a fixed set of pins through an 8-input sequencer. The sequencer cycles through selected channels autonomously (sequencer scan) and does so with zero switching overhead (that is, aggregate sampling bandwidth is equal to 1 Msps whether it is for a single channel or distributed over several channels). The sequencer switching is effected through a state machine or through firmware driven switching. A feature provided by the sequencer is buffering of each channel to reduce CPU interrupt service requirements. To accommodate signals with varying source impedance and frequency, it is possible to have different sample times programmable for each channel. Also, signal range specification through a pair of range registers (low and high range values) is implemented with a corresponding out-of-range interrupt if the digitized value exceeds the programmed range; this allows fast detection of out-of-range values without the necessity of having to wait for a sequencer scan to be completed and the CPU to read the values and check for out-of-range values in software.

The SAR is able to digitize the output of the on-board temperature sensor for calibration and other temperature-dependent functions. The SAR is not available in Deep Sleep and Hibernate modes as it requires a high-speed clock (up to 18 MHz). The SAR operating range is 1.71 to 5.5 V.

AHB System Bus and Programmable Logic Interconnect SAR Sequencer Sequencing and Control Data and Status Flags POS 8 SARADO Port 2 (8 inputs) SARMUX External M Reference Reference Selection and Bypass Р7 (optional) VDDD Inputs from other Ports

Figure 2. SAR ADC System Diagram

# Automotive PSoC® 4: PSoC 4200 Family Datasheet



#### **Fixed Function Digital**

Timer/Counter/PWM Block

The Timer/Counter/PWM block consists of four 16-bit counters with user-programmable period length. There is a Capture register to record the count value at the time of an event (which may be an I/O event), a period register which is used to either stop or auto-reload the counter when its count is equal to the period register, and compare registers to generate compare value signals which are used as PWM duty cycle outputs. The block also provides true and complementary outputs with programmable offset between them to allow use as deadband programmable complementary PWM outputs. It also has a Kill input to force outputs to a predetermined state; for example, this is used in motor drive systems when an overcurrent state is indicated and the PWMs driving the FETs need to be shut off immediately with no time for software intervention.

Serial Communication Blocks (SCB)

PSoC 4200 has two SCBs, which can each implement an I<sup>2</sup>C, UART, SPI, or LIN Slave interface.

**I<sup>2</sup>C Mode**: The hardware I<sup>2</sup>C block implements a full multi-master and slave interface (it is capable of multimaster arbitration). This block is capable of operating at speeds of up to 1 Mbps (Fast Mode Plus) and has flexible buffering options to reduce interrupt overhead and latency for the CPU. The FIFO mode is available in all channels and is very useful in the absence of DMA.

The I<sup>2</sup>C peripheral is compatible with the I<sup>2</sup>C Standard-mode, Fast-mode, and Fast-mode Plus devices as defined in the NXP I<sup>2</sup>C-bus specification and user manual (UM10204). The I<sup>2</sup>C bus I/O is implemented with GPIO in open-drain modes. The I<sup>2</sup>C bus uses open-drain drivers for clock and data with pull-up resistors on the bus for clock and data connected to all nodes. Required Rise and Fall times for different I<sup>2</sup>C speeds are guaranteed by using appropriate pull-up resistor values depending on V<sub>DD</sub>, Bus Capacitance, and resistor tolerance. For detailed information on how to calculate the optimum pull-up resistor value for your design, please refer to the UM10204 I<sup>2</sup>C bus specification and user manual, the newest revision is available at www.nxp.com.

PSoC 4200 is not completely compliant with the I<sup>2</sup>C spec in the following respects:

- GPIO cells are not overvoltage tolerant and, therefore, cannot be hot-swapped or powered up independently of the rest of the I<sup>2</sup>C system.
- Fast-mode Plus has an I<sub>OL</sub> specification of 20 mA at a V<sub>OL</sub> of 0.4 V. The GPIO cells can sink a maximum of 8 mA I<sub>OL</sub> with a V<sub>OL</sub> maximum of 0.6 V.
- Fast-mode and Fast-mode Plus specify minimum Fall times, which are not met with the GPIO cell; Slow strong mode can help meet this spec depending on the Bus Load.
- When the SCB is an I<sup>2</sup>C Master, it interposes an IDLE state between NACK and Repeated Start; the I<sup>2</sup>C spec defines Bus free as following a Stop condition so other Active Masters do

not intervene but a Master that has just become activated may start an Arbitration cycle.

■ When the SCB is in I<sup>2</sup>C Slave mode, and Address Match on External Clock is enabled (EC\_AM = 1) along with operation in the internally clocked mode (EC\_OP = 0), then its I<sup>2</sup>C address must be even.

**UART Mode**: This is a full-feature UART operating at up to 1 Mbps. It supports automotive single-wire interface (LIN), infrared interface (IrDA), and SmartCard (ISO7816) protocols, all of which are minor variants of the basic UART protocol. In addition, it supports the 9-bit multiprocessor mode that allows addressing of peripherals connected over common RX and TX lines. Common UART functions such as parity error, break detect, and frame error are supported. An 8-deep FIFO allows much greater CPU service latencies to be tolerated. Note that hardware handshaking is not supported. This is not commonly used and can be implemented with a UDB-based UART in the system, if required.

**SPI Mode**: The SPI mode supports full Motorola SPI, TI SSP (essentially adds a start pulse used to synchronize SPI Codecs), and National Microwire (half-duplex form of SPI). The SPI block can use the FIFO and also supports an EzSPI mode in which data interchange is reduced to reading and writing an array in memory.

**LIN Slave Mode**: The LIN Slave mode uses the SCB hardware block and implements a full LIN slave interface. This LIN slave is compliant with LIN v1.3 and LIN v2.1/2.2 specification standards. It is certified by C&S GmbH based on the standard protocol and data link layer conformance tests. LIN slave can be operated at baud rates of up to ~20 Kbps with a maximum of 40-meter cable length. PSoC Creator software supports up to two LIN slave interfaces in the PSoC 4 device, providing built-in application programming interfaces (APIs) based on the LIN specification standard.

#### **GPIO**

PSoC 4200 has 24 GPIOs. The GPIO block implements the following:


- Eight drive strength modes:
  - □ Analog input mode (input and output buffers disabled)
  - □ Input only
  - □ Weak pull-up with strong pull-down
  - □ Strong pull-up with weak pull-down
  - □ Open drain with strong pull-down
  - □ Open drain with strong pull-up
  - $\ensuremath{\square}$  Strong pull-up with strong pull-down
  - □ Weak pull-up with weak pull-down
- Input threshold select (CMOS or LVTTL).
- Individual control of input and output buffer enabling/disabling in addition to the drive strength modes.
- Hold mode for latching previous state (used for retaining I/O state in Deep Sleep mode and Hibernate modes).
- Selectable slew rates for dV/dt related noise control to improve EMI.



#### **Power**

The following power system diagram shows the minimum set of power supply pins as implemented for PSoC 4200. The system has one regulator in Active mode for the digital circuitry. There is no analog regulator; the analog circuits run directly from the  $V_{DDA}$  input. There are separate regulators for the Deep Sleep and Hibernate (lowered power supply and retention) modes. There is a separate low-noise regulator for the bandgap. The supply voltage range is 1.71 to 5.5 V with all functions and circuits operating over that range.

Figure 6. PSoC 4 Power Supply



The PSoC 4200 family allows two distinct modes of power supply operation: Unregulated External Supply, and Regulated External Supply modes.

#### **Unregulated External Supply**


In this mode, the PSoC 4200 is powered by an External Power Supply that can be anywhere in the range of 1.8 to 5.5V. This range is also designed for battery-powered operation, for instance, the chip can be powered from a battery system that starts at 3.5V and works down to 1.8V. In this mode, the internal regulator of the PSoC 4200 supplies the internal logic and the VCCD output of the PSoC 4200 must be bypassed to ground via an external Capacitor (in the range of 1 to 1.6  $\mu F;$  X5R ceramic or better).

Bypass capacitors must be used from VDDD to ground, typical practice for systems in this frequency range is to use a capacitor in the 1  $\mu$ F range in parallel with a smaller capacitor (0.1  $\mu$ F for example). Note that these are simply rules of thumb and that, for critical applications, the PCB layout, lead inductance, and the Bypass capacitor parasitic should be simulated to design and obtain optimal bypassing.

Table 1. Example of a bypass scheme

Power Supply	Bypass Capacitors
VDDD-VSS	0.1 μF ceramic capacitor (C2) plus bulk capacitor 1 to 10 μF (C1). Total Capacitance may be greater than 10 μF.
VCCD-VSS	1 μF ceramic capacitor at the VCCD pin (C3)
VREF-VSS (optional)	The internal bandgap may be bypassed with a 1 $\mu$ F to 10 $\mu$ F capacitor. Total capacitance may be greater than 10 $\mu$ F.

Figure 7. 28-pin SSOP Example



#### **Regulated External Supply**

In this mode, PSoC 4200 is powered by an external power supply that must be within the range of 1.71 to 1.89 V (1.8  $\pm$  5%); note that this range needs to include power supply ripple too. In this mode, VCCD, and VDDD pins are all shorted together and bypassed. The internal regulator is disabled in firmware.

Document Number: 001-93573 Rev. \*E Page 11 of 37



## **Electrical Specifications**

#### **Absolute Maximum Ratings**

Table 2. Absolute Maximum Ratings<sup>[1]</sup>

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID1	V <sub>DDD_ABS</sub>	Digital supply relative to Vssd	-0.5	_	6	V	Absolute max
SID2	V <sub>CCD_ABS</sub>	Direct digital core voltage input relative to Vssd	-0.5	_	1.95	V	Absolute max
SID3	V <sub>GPIO_ABS</sub>	GPIO voltage	-0.5	_	V <sub>DD</sub> +0.5	V	Absolute max
SID4	I <sub>GPIO_ABS</sub>	Maximum current per GPIO	-25	_	25	mA	Absolute max
SID5	I <sub>GPIO_injection</sub>	GPIO injection current, Max for $V_{IH} > V_{DDD}$ , and Min for $V_{IL} < V_{SS}$	-0.5	_	0.5	mA	Absolute max, current injected per pin
BID44	ESD_HBM	Electrostatic discharge human body model	2200	_	_	V	
BID45	ESD_CDM	Electrostatic discharge charged device model	500	_	_	V	
BID46	LU	Pin current for latch-up	-200	_	200	mA	

#### **Device-Level Specifications**

All specifications are valid for  $-40~^{\circ}\text{C} \le T_{A} \le 85~^{\circ}\text{C}$  for A grade devices and  $-40~^{\circ}\text{C} \le T_{A} \le 105~^{\circ}\text{C}$  for S grade devices, except where noted. Specifications are valid for 1.71 V to 5.5 V, except where noted.

Table 3. DC Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID53	$V_{DD}$	Power supply input voltage (V <sub>DDA</sub> = V <sub>DDD</sub> = V <sub>DD</sub> )	1.8	_	5.5	V	With regulator enabled
SID255	$V_{DDD}$	Power supply input voltage unregulated	1.71	1.8	1.89	V	Internally unregulated supply
SID54	$V_{CCD}$	Output voltage (for core logic)	_	1.8	-	V	
SID55	C <sub>EFC</sub>	External regulator voltage bypass	1	1.3	1.6	μF	X5R ceramic or better
SID56	C <sub>EXC</sub>	Power supply decoupling capacitor	_	1	_	μF	X5R ceramic or better
Active Mode,	V <sub>DD</sub> = 1.71 V to	5.5 V. Typical values measured at V <sub>DD</sub> =	3.3 V		•	•	
SID9	I <sub>DD4</sub>	Execute from Flash; CPU at 6 MHz	_	_	2.8	mA	
SID10	I <sub>DD5</sub>	Execute from Flash; CPU at 6 MHz	_	2.2	-	mA	T = 25 °C
SID12	I <sub>DD7</sub>	Execute from Flash; CPU at 12 MHz	_	_	4.2	mA	
SID13	I <sub>DD8</sub>	Execute from Flash; CPU at 12 MHz	_	3.7	_	mA	T = 25 °C
SID16	I <sub>DD11</sub>	Execute from Flash; CPU at 24 MHz	_	6.7	-	mA	T = 25 °C
SID17	I <sub>DD12</sub>	Execute from Flash; CPU at 24 MHz	_	_	7.2	mA	
SID19	I <sub>DD14</sub>	Execute from Flash; CPU at 48 MHz	_	12.8	-	mA	T = 25 °C
SID20	I <sub>DD15</sub>	Execute from Flash; CPU at 48 MHz	_	_	13.8	mA	
Sleep Mode,	$V_{DD} = 1.7 \text{ V to } 5$	.5 V					
SID25	I <sub>DD20</sub>	I <sup>2</sup> C wakeup, WDT, and Comparators on. 6 MHz	_	1.3	1.8	mA	V <sub>DD</sub> = 1.71 V to 5.5 V

Document Number: 001-93573 Rev. \*E Page 13 of 37

Usage above the absolute maximum conditions listed in Table 2 may cause permanent damage to the device. Exposure to absolute maximum conditions for extended
periods of time may affect device reliability. The maximum storage temperature is 150 °C in compliance with JEDEC Standard JESD22-A103, High Temperature
Storage Life. When used below absolute maximum conditions but above normal operating conditions, the device may not operate to specification.



## **Analog Peripherals**

Opamp

## Table 9. Opamp Specifications

(Guaranteed by Characterization)

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
	I <sub>DD</sub>	Opamp block current. No load.	-	-	-	_	
SID269	I <sub>DD_HI</sub>	Power = high	_	1100	1850	μA	
SID270	I <sub>DD_MED</sub>	Power = medium	_	550	950	μΑ	
SID271	I <sub>DD_LOW</sub>	Power = low	-	150	350	μΑ	
	GBW	Load = 20 pF, 0.1 mA. V <sub>DDA</sub> = 2.7 V	_	_	_	_	
SID272	GBW_HI	Power = high	6	-	_	MHz	
SID273	GBW_MED	Power = medium	4	_	_	MHz	
SID274	GBW_LO	Power = low	-	1	_	MHz	
	I <sub>OUT_MAX</sub>	V <sub>DDA</sub> ≥ 2.7 V, 500 mV from rail	_	_	-	_	
SID275	I <sub>OUT_MAX_HI</sub>	Power = high	10	_	-	mA	
SID276	I <sub>OUT_MAX_MID</sub>	Power = medium	10	_	-	mA	
SID277	I <sub>OUT_MAX_LO</sub>	Power = low	_	5	-	mA	
	I <sub>OUT</sub>	V <sub>DDA</sub> = 1.71 V, 500 mV from rail	_	_	_	_	
SID278	I <sub>OUT_MAX_HI</sub>	Power = high	4	_	_	mA	
SID279	I <sub>OUT_MAX_MID</sub>	Power = medium	4	_	_	mA	
SID280	I <sub>OUT_MAX_LO</sub>	Power = low	_	2	_	mA	
SID281	V <sub>IN</sub>	Charge pump on, V <sub>DDA</sub> ≥ 2.7 V	-0.05	_	VDDA – 0.2	V	
SID282	V <sub>CM</sub>	Charge pump on, V <sub>DDA</sub> ≥ 2.7 V	-0.05	_	VDDA – 0.2	V	
	V <sub>OUT</sub>	V <sub>DDA</sub> ≥ 2.7 V	_	_	_		
SID283	V <sub>OUT_1</sub>	Power = high, Iload=10 mA	0.5	_	VDDA – 0.5	V	
SID284	V <sub>OUT_2</sub>	Power = high, Iload=1 mA	0.2	_	VDDA – 0.2	V	
SID285	V <sub>OUT_3</sub>	Power = medium, Iload=1 mA	0.2	_	VDDA – 0.2	V	
SID286	V <sub>OUT_4</sub>	Power = low, Iload=0.1mA	0.2	_	VDDA – 0.2	V	
SID288	V <sub>OS_TR</sub>	Offset voltage, trimmed	1	±0.5	1	mV	High mode
SID288A	V <sub>OS_TR</sub>	Offset voltage, trimmed	_	±1	_	mV	Medium mode
SID288B	V <sub>OS_TR</sub>	Offset voltage, trimmed	_	±2	_	mV	Low mode
SID290	V <sub>OS_DR_TR</sub>	Offset voltage drift, trimmed	-10	±3	10	μV/C	High mode. T <sub>A</sub> ≤ 85 °C.
SID290Q	V <sub>OS_DR_TR</sub>	Offset voltage drift, trimmed	-15	±3	15	μV/C	High mode. T <sub>A</sub> ≤ 105 °C
SID290A	V <sub>OS_DR_TR</sub>	Offset voltage drift, trimmed	-	±10	-	μV/C	Medium mode
SID290B	V <sub>OS_DR_TR</sub>	Offset voltage drift, trimmed	_	±10	_	μV/C	Low mode
SID291	CMRR	DC	70	80	_	dB	VDDD = 3.6 V
SID292	PSRR	At 1 kHz, 100 mV ripple	70	85	_	dB	VDDD = 3.6 V
	Noise		-	-	_	_	
SID293	V <sub>N1</sub>	Input referred, 1 Hz - 1GHz, power = high	_	94	_	μVrms	
SID294	V <sub>N2</sub>	Input referred, 1 kHz, power = high	-	72	_	nV/rtHz	
SID295	V <sub>N3</sub>	Input referred, 10kHz, power = high	_	28	_	nV/rtHz	
SID296	V <sub>N4</sub>	Input referred, 100kHz, power = high	_	15	_	nV/rtHz	

Document Number: 001-93573 Rev. \*E Page 17 of 37



## Table 14. SAR ADC AC Specifications

(Guaranteed by Characterization)

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID106	A_PSRR	Power supply rejection ratio	70	_	_	dB	
SID107	A_CMRR	Common mode rejection ratio	66	_	_	dB	Measured at 1 V
SID108	A_SAMP_1	Sample rate with external reference bypass cap	_	-	1	Msps	
SID108A	A_SAMP_2	Sample rate with no bypass cap. Reference = V <sub>DD</sub>	-	_	500	Ksps	
SID108B	A_SAMP_3	Sample rate with no bypass cap. Internal reference	_	_	100	Ksps	
SID109	A_SNDR	Signal-to-noise and distortion ratio (SINAD)	65	_	_	dB	F <sub>IN</sub> = 10 kHz
SID111	A_INL	Integral non linearity	-1.7	_	+2	LSB	$V_{DD}$ = 1.71 to 5.5, 1 Msps, Vref = 1 to 5.540 °C $\leq$ T <sub>A</sub> $\leq$ 85 °C
			-1.9	_	+2	LSB	$V_{DD}$ = 1.71 to 5.5, 1 Msps, Vref = 1 to 5.540 °C $\leq$ T <sub>A</sub> $\leq$ 105 °C
SID111A	A_INL I	_INL Integral non linearity	-1.5	_	+1.7	LSB	$V_{DDD}$ = 1.71 to 3.6, 1 Msps, Vref = 1.71 to $V_{DDD}$ 40 °C $\leq$ T <sub>A</sub> $\leq$ 85 °C
			-1.9	_	+2	LSB	$V_{DDD}$ = 1.71 to 3.6, 1 Msps, Vref = 1.71 to $V_{DDD}$ 40 °C $\leq$ T <sub>A</sub> $\leq$ 105 °C
SID111B	A_INL	Integral non linearity	-1.5	_	+1.7	LSB	V <sub>DDD</sub> = 1.71 to 5.5, 500 Ksps, Vref = 1 to 5.5.
SID112	A_DNL	Differential non linearity	-1	-	+2.2	LSB	$V_{DDD}$ = 1.71 to 5.5, 1 Msps, Vref = 1 to 5.5. -40 °C $\leq$ T <sub>A</sub> $\leq$ 85 °C
			-1	-	+2.3	LSB	$V_{DDD}$ = 1.71 to 5.5, 1 Msps, Vref = 1 to 5.5. -40 °C ≤ $T_A$ ≤ 105 °C
SID112A	A_DNL	Differential non linearity	-1	_	+2	LSB	$V_{DDD}$ = 1.71 to 3.6, 1 Msps, Vref = 1.71 to $V_{DDD}$ 40 °C $\leq$ T <sub>A</sub> $\leq$ 85 °C
			-1	_	+2.2	LSB	$V_{DDD}$ = 1.71 to 3.6, 1 Msps, Vref = 1.71 to $V_{DDD}$ 40 °C $\leq$ T <sub>A</sub> $\leq$ 105 °C
SID112B	A_DNL	Differential non linearity	-1	_	+2.2	LSB	V <sub>DDD</sub> = 1.71 to 5.5, 500 Ksps, Vref = 1 to 5.5.
SID113	A THD	Total harmonic distortion	1	_	-65	dB	F <sub>IN</sub> = 10 kHz.

Document Number: 001-93573 Rev. \*E



CSD

Table 15. CSD Block Specification

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions					
CSD Spec	CSD Specification											
SID308	VCSD	Voltage range of operation	1.71	_	5.5	V						
SID309	IDAC1	DNL for 8-bit resolution	-1	1	1	LSB						
SID310	IDAC1	INL for 8-bit resolution	-3	_	3	LSB						
SID311	IDAC2	DNL for 7-bit resolution	-1	_	1	LSB						
SID312	IDAC2	INL for 7-bit resolution	-3	_	3	LSB						
SID313	SNR	Ratio of counts of finger to noise. Guaranteed by characterization	5	_	_	Ratio	Capacitance range of 9 to 35 pF, 0.1 pF sensitivity					
SID314	IDAC1_CRT1	Output current of Idac1 (8-bits) in High range	-	612	_	μΑ						
SID314A	IDAC1_CRT2	Output current of Idac1(8-bits) in Low range	_	306	_	μА						
SID315	IDAC2_CRT1	Output current of Idac2 (7-bits) in High range	_	304.8	_	μА						
SID315A	IDAC2_CRT2	Output current of Idac2 (7-bits) in Low range	_	152.4	_	μА						

Document Number: 001-93573 Rev. \*E Page 21 of 37



#### **Digital Peripherals**

The following specifications apply to the Timer/Counter/PWM peripherals in the Timer mode.

Timer/Counter/PWM

#### **Table 16. TCPWM Specifications**

(Guaranteed by Characterization)

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID.TCPWM.1	ITCPWM1	Block current consumption at 3 MHz	-	-	45	μA	All modes (Timer/Counter/PWM)
SID.TCPWM.2	ITCPWM2	Block current consumption at 12 MHz	_	_	155	μA	All modes (Timer/Counter/PWM)
SID.TCPWM.2A	ITCPWM3	Block current consumption at 48 MHz	_	_	650	μA	All modes (Timer/Counter/PWM)
SID.TCPWM.3	TCPWMFREQ	Operating frequency	-	_	Fc	MHz	Fc max = Fcpu. Maximum = 24 MHz
SID.TCPWM.4	TPWMENEXT	Input Trigger Pulse Width for all Trigger Events	2/Fc	-	-	ns	Trigger Events can be Stop, Start, Reload, Count, Capture, or Kill depending on which mode of operation is selected.
SID.TCPWM.5	TPWMEXT	Output Trigger Pulse widths	2/Fc	-	-	ns	Minimum possible width of Overflow, Underflow, and CC (Counter equals Compare value) trigger outputs
SID.TCPWM.5A	TCRES	Resolution of Counter	1/Fc	_	-	ns	Minimum time between successive counts
SID.TCPWM.5B	PWMRES	PWM Resolution	1/Fc	_	_	ns	Minimum pulse width of PWM Output
SID.TCPWM.5C	QRES	Quadrature inputs resolution	1/Fc	_	-	ns	Minimum pulse width between Quadrature phase inputs.

## РC

## Table 17. Fixed I<sup>2</sup>C DC Specifications

(Guaranteed by Characterization)

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID149	I <sub>I2C1</sub>	Block current consumption at 100 kHz	-	1	50	μΑ	
SID150	I <sub>I2C2</sub>	Block current consumption at 400 kHz	_	_	135	μΑ	
SID151	I <sub>I2C3</sub>	Block current consumption at 1 Mbps	_	_	310	μΑ	
SID152	I <sub>I2C4</sub>	I <sup>2</sup> C enabled in Deep Sleep mode	1	1	1.4	μΑ	

# Table 18. Fixed I<sup>2</sup>C AC Specifications

(Guaranteed by Characterization)

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID153	F <sub>I2C1</sub>	Bit rate	1	-	1	Mbps	

Document Number: 001-93573 Rev. \*E Page 22 of 37



LCD Direct Drive

## Table 19. LCD Direct Drive DC Specifications

(Guaranteed by Characterization)

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID154	I <sub>LCDLOW</sub>	Operating current in low power mode	-	5	-	μΑ	16 × 4 small segment disp. at 50 Hz
SID155	C <sub>LCDCAP</sub>	LCD capacitance per segment/common driver	_	500	5000	pF	Guaranteed by Design
SID156	LCD <sub>OFFSET</sub>	Long-term segment offset	_	20	-	mV	
SID157	I <sub>LCDOP1</sub>	PWM Mode current. 5-V bias. 24-MHz IMO. 25 °C	_	0.6	_	mA	32 × 4 segments. 50 Hz
SID158	I <sub>LCDOP2</sub>	PWM Mode current. 3.3-V bias. 24-MHz IMO. 25 °C	_	0.5	_	mA	32 × 4 segments. 50 Hz

#### Table 20. LCD Direct Drive AC Specifications

(Guaranteed by Characterization)

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID159	F <sub>LCD</sub>	LCD frame rate	10	50	150	Hz	

#### Table 21. Fixed UART DC Specifications

(Guaranteed by Characterization)

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID160	I <sub>UART1</sub>	Block current consumption at 100 Kbits/sec	-	1	55	μΑ	
SID161	I <sub>UART2</sub>	Block current consumption at 1000 Kbits/sec	-	1	312	μΑ	

#### Table 22. Fixed UART AC Specifications

(Guaranteed by Characterization)

Spec ID	Parameter	Description	Min	Тур	Max	Units
SID162	F <sub>UART</sub>	Bit rate	_	_	1	Mbps

Document Number: 001-93573 Rev. \*E Page 23 of 37



SPI Specifications

#### Table 23. Fixed SPI DC Specifications

(Guaranteed by Characterization)

Spec ID	Parameter	Description	Min	Тур	Max	Units
SID163	I <sub>SPI1</sub>	Block current consumption at 1 Mbits/sec	_	_	360	μΑ
SID164	I <sub>SPI2</sub>	Block current consumption at 4 Mbits/sec	_	_	560	μΑ
SID165	I <sub>SPI3</sub>	Block current consumption at 8 Mbits/sec	_	_	600	μΑ

#### Table 24. Fixed SPI AC Specifications

(Guaranteed by Characterization)

Spec ID	Parameter	Description	Min	Тур	Max	Units
SID166	0.1	SPI operating frequency (master; 6X	1	_	8	MHz
		oversampling)				

#### Table 25. Fixed SPI Master mode AC Specifications

(Guaranteed by Characterization)

Spec ID	Parameter	Description	Min	Тур	Max	Units
SID167	T <sub>DMO</sub>	MOSI valid after Sclock driving edge	_	_	15	ns
SID168	T <sub>DSI</sub>	MISO valid before Sclock capturing edge. Full clock, late MISO Sampling used	20	-	_	ns
SID169	T <sub>HMO</sub>	Previous MOSI data hold time with respect to capturing edge at Slave	0	_	_	ns

#### Table 26. Fixed SPI Slave mode AC Specifications

(Guaranteed by Characterization)

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID170	T <sub>DMI</sub>	MOSI valid before Sclock capturing edge	40	-	_	ns	
SID171	T <sub>DSO</sub>	MISO valid after Sclock driving edge	_	-	42 + 3 × Tscbclk	ns	
SID171A	T <sub>DSO_ext</sub>	MISO valid after Sclock driving edge in Ext. Clock mode	_	-	48	ns	
SID172	T <sub>HSO</sub>	Previous MISO data hold time	0	_	_	ns	
SID172A	T <sub>SSELSCK</sub>	SSEL Valid to first SCK Valid edge	100	_	-	ns	

Document Number: 001-93573 Rev. \*E Page 24 of 37



## **System Resources**

Power-on-Reset (POR) with Brown Out

#### Table 29. Imprecise Power On Reset (PRES)

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID185	V <sub>RISEIPOR</sub>	Rising trip voltage	0.80	_	1.45	V	Guaranteed by characterization
SID186	V <sub>FALLIPOR</sub>	Falling trip voltage	0.75	_	1.4	V	Guaranteed by characterization
SID187	V <sub>IPORHYST</sub>	Hysteresis	15	ı	200	mV	Guaranteed by characterization

#### Table 30. Precise Power On Reset (POR)

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID190	V <sub>FALLPPOR</sub>	BOD trip voltage in active and sleep modes	1.64	-	-		Full functionality between 1.71 V and BOD trip voltage is guaranteed by characterization
SID192	V <sub>FALLDPSLP</sub>	BOD trip voltage in Deep Sleep	1.4	-	-	V	Guaranteed by characterization
BID55	Svdd	Maximum power supply ramp rate	-	_	67	kV/sec	

Voltage Monitors

## **Table 31. Voltage Monitors DC Specifications**

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID195	V <sub>LVI1</sub>	LVI_A/D_SEL[3:0] = 0000b	1.71	1.75	1.79	V	
SID196	V <sub>LVI2</sub>	LVI_A/D_SEL[3:0] = 0001b	1.76	1.80	1.85	V	
SID197	V <sub>LVI3</sub>	LVI_A/D_SEL[3:0] = 0010b	1.85	1.90	1.95	V	
SID198	V <sub>LVI4</sub>	LVI_A/D_SEL[3:0] = 0011b	1.95	2.00	2.05	V	
SID199	V <sub>LVI5</sub>	LVI_A/D_SEL[3:0] = 0100b	2.05	2.10	2.15	V	
SID200	V <sub>LVI6</sub>	LVI_A/D_SEL[3:0] = 0101b	2.15	2.20	2.26	V	
SID201	V <sub>LVI7</sub>	LVI_A/D_SEL[3:0] = 0110b	2.24	2.30	2.36	V	
SID202	V <sub>LVI8</sub>	LVI_A/D_SEL[3:0] = 0111b	2.34	2.40	2.46	V	
SID203	V <sub>LVI9</sub>	LVI_A/D_SEL[3:0] = 1000b	2.44	2.50	2.56	V	
SID204	V <sub>LVI10</sub>	LVI_A/D_SEL[3:0] = 1001b	2.54	2.60	2.67	V	
SID205	V <sub>LVI11</sub>	LVI_A/D_SEL[3:0] = 1010b	2.63	2.70	2.77	V	
SID206	V <sub>LVI12</sub>	LVI_A/D_SEL[3:0] = 1011b	2.73	2.80	2.87	V	
SID207	V <sub>LVI13</sub>	LVI_A/D_SEL[3:0] = 1100b	2.83	2.90	2.97	V	
SID208	V <sub>LVI14</sub>	LVI_A/D_SEL[3:0] = 1101b	2.93	3.00	3.08	V	
SID209	V <sub>LVI15</sub>	LVI_A/D_SEL[3:0] = 1110b	3.12	3.20	3.28	V	
SID210	V <sub>LVI16</sub>	LVI_A/D_SEL[3:0] = 1111b	4.39	4.50	4.61	V	
SID211	LVI_IDD	Block current	_	-	100	μA	Guaranteed by characterization

Document Number: 001-93573 Rev. \*E Page 26 of 37



Table 40. Block Specs

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions		
SID256*	T <sub>WS48</sub> *	Number of wait states at 48 MHz	1	_	_		CPU execution from Flash. Guaranteed by characterization		
SID257	T <sub>WS24</sub> *	Number of wait states at 24 MHz	0	_	_		CPU execution from Flash. Guaranteed by characterization		
SID260	V <sub>REFSAR</sub>	Trimmed internal reference to SAR	<b>-1</b>	_	+1	%	Percentage of Vbg (1.024 V). Guaranteed by characterization		
SID262	T <sub>CLKSWITCH</sub>	Clock switching from clk1 to clk2 in clk1 periods	3	-	4	Periods	Guaranteed by design		
* Tws48 and	Tws48 and Tws24 are guaranteed by Design								

#### Table 41. UDB Port Adaptor Specifications

(Based on LPC Component Specs, Guaranteed by Characterization -10-pF load, 3-V  $V_{DDIO}$  and  $V_{DDD}$ )

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID263	T <sub>LCLKDO</sub>	LCLK to output delay	_	_	18	ns	
SID264	T <sub>DINLCLK</sub>	Input setup time to LCLCK rising edge	_	-	7	ns	
SID265	T <sub>DINLCLKHLD</sub>	Input hold time from LCLK rising edge	5	_	_	ns	
SID266	T <sub>LCLKHIZ</sub>	LCLK to output tristated	_	-	28	ns	
SID267	T <sub>FLCLK</sub>	LCLK frequency	_	_	33	MHz	
SID268	T <sub>LCLKDUTY</sub>	LCLK duty cycle (percentage high)	40	_	60	%	

Document Number: 001-93573 Rev. \*E Page 29 of 37



## **Ordering Information**

The PSoC 4200 part numbers and features are listed in the following table.


Table 42. PSoC 4200 Family Ordering Information

			Features								Package	Operating Temperature				
Family	Family MPN		Flash (KB)	SRAM (KB)	UDB	Opamp (CTBm)	CapSense	Direct LCD Drive	12-bit SAR ADC	LP Comparators	TCPWM Blocks	SCB Blocks	Old9	28-SSOP	-40 to +85 °C (A grade)	-40 to +105 °C (S grade)
	CY8C4244PVA-442Z	48	16	4	2	1	~	~	1 Msps	2	4	2	24	~	~	_
	CY8C4245PVA-452Z	48	32	4	4	0	_	<b>/</b>	_	0	4	2	24	~	~	_
4200	CY8C4245PVA-482Z	48	32	4	4	1	~	~	1 Msps	2	4	2	24	~	~	-
4200	CY8C4244PVS-442Z	48	16	4	2	1	~	~	1 Msps	2	4	2	24	~	-	~
	CY8C4245PVS-452Z	48	32	4	4	0	_	~	_	0	4	2	24	~	-	<b>v</b>
	CY8C4245PVS-482Z	48	32	4	4	1	•	•	1 Msps	2	4	2	24	~	_	<b>v</b>

#### **Part Numbering Conventions**

PSoC 4 devices follow the part numbering convention described in the following table. All fields are single-character alphanumeric (0, 1, 2, ..., 9, A,B, ..., Z) unless stated otherwise.

The part numbers are of the form CY8C4ABCDEF-GHI where the fields are defined as follows.



Document Number: 001-93573 Rev. \*E Page 30 of 37



The field values are listed in the following table.

#### Table 43. Field Values

Field	Description	Values	Meaning
CY8C	Cypress prefix		
4	Architecture	4	PSoC 4
А	Family within architecture	1	4100 Family
		2	4200 Family
В	CPU speed	2	24 MHz
		4	48 MHz
С	Flash capacity	4	16 KB
		5	32 KB
DE	Package code	PV	SSOP
F	Temperature range	A/S	Automotive
GHI	Attributes code	000-999	Code of feature set in specific family
Z	Fab location change		

## **Packaging**

#### **Table 44. Package Characteristics**

Parameter	Description	Conditions	Min	Тур	Max	Units
T <sub>A</sub>	Operating ambient temperature	For A grade devices	-40	25.00	85	°C
T <sub>A</sub>	Operating ambient temperature	For S grade devices	-40	25.00	105	°C
T <sub>J</sub>	Operating junction temperature	For A grade devices	-40	_	100	°C
$T_J$	Operating junction temperature	For S grade devices	-40	_	120	°C
$T_{JA}$	Package $\theta_{JA}$ (28-pin SSOP)		_	66.58	_	°C/W
$T_JC$	Package θ <sub>JC</sub> (28-pin SSOP)		_	46.28	_	°C/W

#### Table 45. Solder Reflow Peak Temperature

Package	Maximum Peak Temperature	Maximum Time at Peak Temperature			
28-pin SSOP	260 °C	30 seconds			

#### Table 46. Package Moisture Sensitivity Level (MSL), IPC/JEDEC J-STD-2


Package	MSL		
28-pin SSOP	MSL 3		

PSoC4 CAB Libraries with Schematics Symbols and PCB Footprints are on the Cypress web site at http://www.cypress.com/cad-resources/psoc-4-cad-libraries?source=search&cat=technical\_documents

Document Number: 001-93573 Rev. \*E Page 31 of 37



Figure 8. 28-pin SSOP (210 Mils) Package Outline, 51-85079





## **Acronyms**

Table 47. Acronyms Used in this Document

Acronym	Description			
abus	analog local bus			
ADC	analog-to-digital converter			
AG	analog global			
AHB	AMBA (advanced microcontroller bus architecture) high-performance bus, an ARM data transfer bus			
ALU	arithmetic logic unit			
AMUXBUS	analog multiplexer bus			
API	application programming interface			
APSR	application program status register			
ARM <sup>®</sup>	advanced RISC machine, a CPU architecture			
ATM	automatic thump mode			
BW	bandwidth			
CAN	Controller Area Network, a communications protocol			
CMRR	common-mode rejection ratio			
CPU	central processing unit			
CRC	cyclic redundancy check, an error-checking protocol			
DAC	digital-to-analog converter, see also IDAC, VDAC			
DFB	digital filter block			
DIO	digital input/output, GPIO with only digital capabilities, no analog. See GPIO.			
DMIPS	Dhrystone million instructions per second			
DMA	direct memory access, see also TD			
DNL	differential nonlinearity, see also INL			
DNU	do not use			
DR	port write data registers			
DSI	digital system interconnect			
DWT	data watchpoint and trace			
ECC	error correcting code			
ECO	external crystal oscillator			
EEPROM	electrically erasable programmable read-only memory			
EMI	electromagnetic interference			
EMIF	external memory interface			
EOC	end of conversion			
EOF	end of frame			
EPSR	execution program status register			
ESD	electrostatic discharge			

Table 47. Acronyms Used in this Document (continued)

Acronym	Description						
ETM	embedded trace macrocell						
FIR	finite impulse response, see also IIR						
FPB	flash patch and breakpoint						
FS	full-speed						
GPIO	general-purpose input/output, applies to a PSoC pin						
HVI	high-voltage interrupt, see also LVI, LVD						
IC	integrated circuit						
IDAC	current DAC, see also DAC, VDAC						
IDE	integrated development environment						
I <sup>2</sup> C, or IIC	Inter-Integrated Circuit, a communications protocol						
IIR	infinite impulse response, see also FIR						
ILO	internal low-speed oscillator, see also IMO						
IMO	internal main oscillator, see also ILO						
INL	integral nonlinearity, see also DNL						
I/O	input/output, see also GPIO, DIO, SIO, USBIO						
IPOR	initial power-on reset						
IPSR	interrupt program status register						
IRQ	interrupt request						
ITM	instrumentation trace macrocell						
LCD	liquid crystal display						
LIN	Local Interconnect Network, a communications protocol.						
LR	link register						
LUT	lookup table						
LVD	low-voltage detect, see also LVI						
LVI	low-voltage interrupt, see also HVI						
LVTTL	low-voltage transistor-transistor logic						
MAC	multiply-accumulate						
MCU	microcontroller unit						
MISO	master-in slave-out						
NC	no connect						
NMI	nonmaskable interrupt						
NRZ	non-return-to-zero						
NVIC	nested vectored interrupt controller						
NVL nonvolatile latch, see also WOL							
opamp	operational amplifier						
PAL	programmable array logic, see also PLD						
PC	program counter						
PCB	printed circuit board						

Document Number: 001-93573 Rev. \*E Page 33 of 37



## **Document Conventions**

#### **Units of Measure**

#### Table 48. Units of Measure

Symbol	Unit of Measure					
°C	degrees Celsius					
dB	decibel					
fF	femtofarad					
Hz	hertz					
KB	1024 bytes					
kbps	kilobits per second					
Khr	kilohour					
kHz	kilohertz					
kΩ	kilo ohm					
ksps	kilosamples per second					
LSB	least significant bit					
Mbps	megabits per second					
MHz	megahertz					
MΩ	mega-ohm					
Msps	megasamples per second					
μΑ	microampere					
μF	microfarad					
μΗ	microhenry					
μs	microsecond					
μV	microvolt					
μW	microwatt					
mA	milliampere					
ms	millisecond					
mV	millivolt					
nA	nanoampere					
ns	nanosecond					
nV	nanovolt					
Ω	ohm					
pF	picofarad					
ppm	parts per million					
ps	picosecond					
S	second					
sps	samples per second					
sqrtHz	square root of hertz					
V	volt					

Document Number: 001-93573 Rev. \*E Page 35 of 37



# **Document History Page**

Document Title: Automotive PSoC <sup>®</sup> 4: PSoC 4200 Family Datasheet Programmable System-on-Chip (PSoC <sup>®</sup> ) Document Number: 001-93573							
Revision	ECN	Orig. of Change	Submission Date	Description of Change			
*D	5325598	MVRE	07/04/2016	Changed status from Preliminary to Final.			
*E	5675099	SNPR	03/28/2017	Updated Ordering Information.			

Document Number: 001-93573 Rev. \*E Page 36 of 37