



Welcome to E-XFL.COM

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

| | |
|----------------------------|---|
| Product Status | Discontinued at Digi-Key |
| Core Processor | RXv2 |
| Core Size | 32-Bit Single-Core |
| Speed | 240MHz |
| Connectivity | CANbus, EBI/EMI, Ethernet, I ² C, MMC/SD, QSPI, SCI, SPI, SSI, USB OTG |
| Peripherals | DMA, LVD, POR, PWM, WDT |
| Number of I/O | 78 |
| Program Memory Size | 2MB (2M x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | 64K x 8 |
| RAM Size | 512K x 8 |
| Voltage - Supply (Vcc/Vdd) | 2.7V ~ 3.6V |
| Data Converters | A/D 8x12b, 14x12b; D/A 1x12 |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 100-LQFP |
| Supplier Device Package | 100-LFQFP (14x14) |
| Purchase URL | https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f571mfddfp-v0 |

1. Overview

1.1 Outline of Specifications

Table 1.1 lists the specifications in outline, and Table 1.2 gives a comparison of the functions of products in different packages.

Table 1.1 shows the outline of maximum specifications, and the number of peripheral module channels differs depending on the pin number on the package and the code flash memory capacity. For details, see Table 1.2, Comparison of Functions for Different Packages.

Table 1.1 Outline of Specifications (1/10)

| Classification | Module/Function | Description |
|----------------|-------------------|--|
| CPU | CPU | <ul style="list-style-type: none"> • Maximum operating frequency: 240 MHz • 32-bit RX CPU (RXv2) • Minimum instruction execution time: One instruction per state (cycle of the system clock) • Address space: 4-Gbyte linear • Register set of the CPU <ul style="list-style-type: none"> General purpose: Sixteen 32-bit registers Control: Ten 32-bit registers Accumulator: Two 72-bit registers • Basic instructions: 75 • Floating-point instructions: 11 • DSP instructions: 23 • Addressing modes: 11 • Data arrangement <ul style="list-style-type: none"> Instructions: Little endian Data: Selectable as little endian or big endian • On-chip 32-bit multiplier: 32 × 32 → 64 bits • On-chip divider: 32 / 32 → 32 bits • Barrel shifter: 32 bits |
| | FPU | <ul style="list-style-type: none"> • Single precision (32-bit) floating point • Data types and floating-point exceptions in conformance with the IEEE754 standard |
| Memory | Code flash memory | <ul style="list-style-type: none"> • Capacity: 2 Mbytes, 2.5 Mbytes, 3 Mbytes, 4 Mbytes • No-wait access at up to 120 MHz, single wait access at frequencies above 120 MHz • No-wait access to instructions and operands when the AFU is hit in operation at 240 MHz • On-board programming: Four types • Off-board programming (parallel programmer mode) • The trusted memory (TM) function protects against the reading of programs from blocks 8 and 9. |
| | Data flash memory | <ul style="list-style-type: none"> • Capacity: 64 Kbytes • Programming/erasing: 100,000 times |
| | RAM | <ul style="list-style-type: none"> • Capacity: 512 Kbytes • 0000 0000h to 0003 FFFFh (256 Kbytes): 240 MHz No-wait access • 0004 0000h to 0007 FFFFh (256 Kbytes): No-wait access at up to 120 MHz, single wait access at frequencies above 120 MHz |
| | RAM with ECC | <ul style="list-style-type: none"> • Capacity: 32 Kbytes • Single wait access at up to 120 MHz, two wait accesses for reading and three wait accesses for writing at frequencies above 120 MHz • SEC-DED (single error correction/double error detection) |
| | Standby RAM | <ul style="list-style-type: none"> • Capacity: 8 Kbytes • Operation synchronized with PCLKB: Up to 60 MHz, two-cycle access |

Table 1.1 Outline of Specifications (8/10)

| Classification | Module/Function | Description |
|----------------|----------------------------------|--|
| | Parallel data capture unit (PDC) | <ul style="list-style-type: none"> • 1 channel • Acquisition of synchronization through external 8-bit horizontal and vertical synchronization signals • Setting of the image size when clipping of the output for a one-frame image is required |
| | 12-bit A/D converter (S12ADC) | <ul style="list-style-type: none"> • 12 bits × 2 units (unit 0: 8 channels; unit 1: 21 channels) • 12-bit resolution (switchable between 8, 10, and 12 bits) • Conversion time 0.48 μs per channel (for 12-bit conversion) 0.45 μs per channel (for 10-bit conversion) 0.42 μs per channel (for 8-bit conversion) • Operating mode Scan mode (single scan mode, continuous scan mode, or group scan mode) Group A priority control (only for group scan mode) • Sample-and-hold function Common sample-and-hold circuit included In addition, channel-dedicated sample-and-hold function (3ch: in unit 0 only) included • Sampling variable Sampling time can be set up for each channel. • Digital comparison Method: Comparison to detect voltages above or below thresholds and window comparison Measurement: Comparison of two results of conversion or comparison of a value in the comparison register and a result of conversion • Self-diagnostic function The self-diagnostic function internally generates three analog input voltages (unit 0: VREFL0, VREFH0 × 1/2, VREFH0; unit 1: AVSS1, AVCC1 × 1/2, AVCC1) • Double trigger mode (A/D conversion data duplicated) • Detection of analog input disconnection • Three ways to start A/D conversion Software trigger, timer (MTU3, GPT, TMR, TPU) trigger, external trigger • Event linking by the ELC |
| | 12-bit D/A converter (R12DA) | <ul style="list-style-type: none"> • 2 channels • 12-bit resolution • Output voltage: 0.2 V to AVCC1 – 0.2 V (amplifier output), 0 V to AVCC1 (direct output) • Output via an amplifier or direct output can be selected. • Event linking by the ELC |
| | Temperature sensor | <ul style="list-style-type: none"> • 1 channel • Relative precision: ±1°C • The voltage of the temperature is converted into a digital value by the 12-bit A/D converter (unit 1). |

Table 1.4 Pin Functions (6/8)

| Classifications | Pin Name | I/O | Description |
|----------------------------------|---|--------|--|
| USB 2.0 host/function module | VCC_USB, VCC_USBA | Input | Power supply pins |
| | VSS_USB, VSS1_USBA, VSS2_USBA | Input | Ground pins |
| | AVCC_USBA | Input | USBA analog power supply pin |
| | AVSS_USBA | Input | USBA analog ground pin. Short this pin with the PVSS_USBA pin. |
| | PVSS_USBA | Input | USBA PLL circuit ground pin. Short this pin with the AVSS_USBA pin. |
| | USBA_RREF | I/O | USBA reference current supply pin. Connect 2.2 K Ω (1%) to the AVSS_USBA pin. |
| | USB0_DP, USBA_DP | I/O | Input or output USB transceiver D+ data. |
| | USB0_DM, USBA_DM | I/O | Input or output USB transceiver D- data. |
| | USB0_EXICEN, USBA_EXICEN | Output | Connect to the OTG power IC. |
| | USB0_ID, USBA_ID | Input | Connect to the OTG power IC. |
| | USB0_VBUSEN, USBA_VBUSEN | Output | USB VBUS power enable pins |
| | USB0_OVRCURA, USB0_OVRCURB, USBA_OVRCURA, USBA_OVRCURB | Input | USB overcurrent pins |
| | USB0_VBUS, USBA_VBUS | Input | USB cable connection/disconnection detection input pins |
| CAN module | CRX0, CRX1-DS, CRX2 | Input | Input pins |
| | CTX0 to CTX2 | Output | Output pins |
| Serial peripheral interface | RSPCKA-A/RSPCKA-B/ RSPCKB-A/RSPCKB-B | I/O | Clock input/output pin |
| | MOSIA-A/MOSIA-B/ MOSIB-A/MOSIB-B | I/O | Inputs or outputs data output from the master |
| | MISOA-A/MISOA-B/ MISOB-A/MISOB-B | I/O | Inputs or outputs data output from the slave |
| | SSLA0-A/SSLA0-B/ SSLB0-A/SSLB0-B | I/O | Input or output pin for slave selection |
| | SSLA1-A/SSLA1-B/ SSLB1-A/SSLB1-B to SSLA3-A/SSLA3-B/ SSLB3-A/SSLB3-B | Output | Output pin for slave selection |
| Quad serial peripheral interface | QSPCLK-A/-B | Output | QSPI clock output pin |
| | QSSL-A/-B | Output | QSPI slave output pin |
| | QMO-A/-B, QIO0-A/-B | I/O | Master transmit data/data 0 |
| | QMI-A/-B, QIO1-A/-B | I/O | Master input data/data 1 |
| | QIO2-A/-B, QIO3-A/-B | I/O | Data 2, data 3 |
| Serial sound interface | SSISCK0, SSISCK1 | I/O | SSI serial bit clock pins |
| | SSIWS0, SSIWS1 | I/O | Word select pins |
| | SSITXD0, SSITXD1 | Output | Serial data output pins |
| | SSIRXD0, SSIRXD1 | Input | Serial data input pins |
| | SSIDATA0, SSIDATA1 | I/O | Serial data input/output pins |
| | AUDIO_MCLK | Input | Master clock pin for audio |

Table 1.5 List of Pin and Pin Functions (177-Pin TFLGA, 176-Pin LFBGA) (3/7)

| Pin Number | Power Supply Clock System Control | I/O Port | Bus EXDMAC SDRAMC | Timer (MTU, GPT, TPU, TMR, PPG, RTC, CMTW, POE, CAC) | Communication (ETHERC, SC1g, SC1h, RSPI, RIIC, CAN, USB, SSI) | Memory Interface Camera Interface (QSPI, SDHI, MMCIF, PDC) | Interrupt | S12ADC, R12DA |
|------------|-----------------------------------|----------|-------------------|--|--|---|-----------|---------------|
| E13 | TRDATA0 | PG2 | D26 | | ET1_TX_CLK | | | |
| E14 | TRDATA1 | PG3 | D27 | | ET1_ETXD0/ RMII1_TXD0 | | | |
| E15 | | P67 | CS7#/DQM1 | MTIOC7C/ GTIOC1B-C | CRX2 | | IRQ15 | |
| F1 | VBATT | | | | | | | |
| F2 | VCL | | | | | | | |
| F3 | | PJ3 | EDACK1 | MTIOC3C | ET0_EXOUT/ CTS6#/RTS6#/ CTS0#/RTS0#/ SS6#/SS0# | | | |
| F4 | BSCANP | | | | | | | |
| F12 | | P66 | CS6#/DQM0 | MTIOC7D/ GTIOC2B-C | CTX2 | | | |
| F13 | TRSYNC | PG4 | D28 | | ET1_ETXD1/ RMII1_TXD1 | | | |
| F14 | | PA0 | A0/BC0#/ DQM2 | MTIOC4A/MTIOC6D/ GTIOC0B-C/TIOCA0/ CACREF/PO16 | SSLA1-B/ ET0_TX_EN/ RMII0_TXD_EN | | | |
| F15 | VSS | | | | | | | |
| G1 | XCIN | | | | | | | |
| G2 | XCOUT | | | | | | | |
| G3 | MD/FINED | | | | | | | |
| G4 | TRST# | PF4 | | | | | | |
| G12 | TRCLK | PG5 | D29 | | ET1_ETXD2 | | | |
| G13 | TRDATA2 | PG6 | D30 | | ET1_ETXD3 | | | |
| G14 | | PA1 | A1/DQM3 | MTIOC0B/MTCLKC/ MTIOC7B/ GTIOC2A-C/TIOCB0/ PO17 | SCK5/SSLA2-B/ ET0_WOL | | IRQ11 | |
| G15 | VCC | | | | | | | |
| H1 | XTAL | P37 | | | | | | |
| H2 | VSS | | | | | | | |
| H3 | RES# | | | | | | | |
| H4 | UPSEL | P35 | | | | | NMI | |
| H12 | | PA4 | A4 | MTIC5U/MTCLKA/ TIOCA1/TMRI0/PO20 | TXD5/SMOSI5/ SSDA5/SSLA0-B/ ET0_MDC | | IRQ5-DS | |
| H13 | | PA3 | A3 | MTIOC0D/MTCLKD/ TIOCD0/TCLKB/PO19 | RXD5/SMISO5/ SSCL5/ ET0_MDIO | | IRQ6-DS | |
| H14 | | PA2 | A2 | MTIOC7A/ GTIOC1A-C/PO18 | RXD5/SMISO5/ SSCL5/SSLA3-B | | | |
| H15 | TRDATA3 | PG7 | D31 | | ET1_TX_ER | | | |
| J1 | EXTAL | P36 | | | | | | |
| J2 | VCC | | | | | | | |
| J3 | | P34 | | MTIOC0A/TMCI3/ PO12/POE10# | SCK6/SCK0/ ET0_LINKSTA | | IRQ4 | |
| J4 | TMS | PF3 | | | | | | |
| J12 | | PA5 | A5 | MTIOC6B/ GTIOC0A-C/TIOCB1/ PO21 | RSPCKA-B/ ET0_LINKSTA | | | |
| J13 | VSS | | | | | | | |

Table 1.8 List of Pin and Pin Functions (144-Pin LQFP) (1/5)

| Pin Number | Power Supply Clock System Control | I/O Port | Bus EXDMAC SDRAMC | Timer (MTU, GPT, TPU, TMR, PPG, RTC, CMTW, POE, CAC) | Communication (ETHERC, SC1g, SC1h, RSPI, RIIC, CAN, USB, SSI) | Memory Interface Camera Interface (QSPI, SDHI, MMCIF, PDC) | Interrupt | S12ADC, R12DA |
|------------|---|----------|-------------------------|---|--|---|-----------|------------------|
| 1 | AVSS0 | | | | | | | |
| 2 | | P05 | | | | | IRQ13 | DA1 |
| 3 | AVCC1 | | | | | | | |
| 4 | | P03 | | | | | IRQ11 | DA0 |
| 5 | AVSS1 | | | | | | | |
| 6 | | P02 | | TMCI1 | SCK6 | | IRQ10 | AN120 |
| 7 | | P01 | | TMCI0 | RXD6/SMISO6/SSCL6 | | IRQ9 | AN119 |
| 8 | | P00 | | TMRI0 | TXD6/SMOSI6/SSDA6 | | IRQ8 | AN118 |
| 9 | | PF5 | | | | | IRQ4 | |
| 10 | EMLE | | | | | | | |
| 11 | | PJ5 | | POE8# | | | | |
| 12 | VSS | | | | | | | |
| 13 | | PJ3 | EDACK1 | MTIOC3C | ET0_EXOUT/CTS6#/ RTS6#/CTS0#/RTS0#/ SS6#/SS0# | | | |
| 14 | VCL | | | | | | | |
| 15 | VBATT | | | | | | | |
| 16 | MD/FINED | | | | | | | |
| 17 | XCIN | | | | | | | |
| 18 | XCOUT | | | | | | | |
| 19 | RES | | | | | | | |
| 20 | XTAL | P37 | | | | | | |
| 21 | VSS | | | | | | | |
| 22 | EXTAL | P36 | | | | | | |
| 23 | VCC | | | | | | | |
| 24 | | P35 | | | | | NMI | |
| 25 | TRST# | P34 | | MTIOC0A/TMCI3/ PO12/POE10# | SCK6/SCK0/ ET0_LINKSTA | | IRQ4 | |
| 26 | | P33 | EDREQ1 | MTIOC0D/TIOCD0/ TMRI3/PO11/POE4#/ POE11# | RXD6/RXD0/SMISO6/ SMISO0/SSCL6/ SSCL0/CRX0 | PCKO | IRQ3-DS | |
| 27 | | P32 | | MTIOC0C/TIOCC0/ TMO3/PO10/ RTCOUT/RTCIC2/ POE0#/POE10# | TXD6/TXD0/SMOSI6/ SMOSI0/SSDA6/ SSDA0/CTX0/ USB0_VBUSEN | VSYN | IRQ2-DS | |
| 28 | TMS | P31 | | MTIOC4D/TMCI2/ PO9/RTCIC1 | CTS1#/RTS1#/SS1#/ SSLB0-A | | IRQ1-DS | |
| 29 | TDI | P30 | | MTIOC4B/TMRI3/ PO8/RTCIC0/POE8# | RXD1/SMISO1/ SSCL1/MISOB-A | | IRQ0-DS | |
| 30 | TCK | P27 | CS7# | MTIOC2B/TMCI3/PO7 | SCK1/RSPCKB-A | | | |
| 31 | TDO | P26 | CS6# | MTIOC2A/TMO1/PO6 | TXD1/CTS3#/RTS3#/ SMOSI1/SS3#/ SSDA1/MOSIB-A | | | |
| 32 | | P25 | CS5#/ EDACK1 | MTIOC4C/MTCLKB/ TIOCA4/PO5 | RXD3/SMISO3/ SSCL3/SSDATA1 | HSYN | | ADTRG0# |
| 33 | | P24 | CS4#/ EDREQ1 | MTIOC4A/MTCLKA/ TIOCB4/TMRI1/PO4 | SCK3/ USB0_VBUSEN/ SSISCK1 | PIXCLK | | |
| 34 | | P23 | EDACK0 | MTIOC3D/MTCLKD/ GTIOC0A-B/TIOCD3/ PO3 | TXD3/CTS0#/RTS0#/ SMOSI3/SS0#/ SSDA3/SSISCK0 | PIXD7 | | |
| 35 | | P22 | EDREQ0 | MTIOC3B/MTCLKC/ GTIOC1A-B/TIOCC3/ TMO0/PO2 | SCK0/ USB0_OVRCURB/ AUDIO_MCLK | PIXD6 | | |

4. I/O Registers

This section gives information on the on-chip I/O register addresses. The information is given as shown below. Notes on writing to registers are also given at the end.

(1) I/O register addresses (address order)

- Registers are listed from the lower allocation addresses.
- Registers are classified according to module symbols.
- The number of access cycles indicates the number of cycles based on the specified reference clock.
- Among the internal I/O register area, addresses not listed in the list of registers are reserved. Reserved addresses must not be accessed. Do not access these addresses; otherwise, the operation when accessing these bits and subsequent operations cannot be guaranteed.

(2) Notes on writing to I/O registers

When writing to an I/O register, the CPU starts executing the subsequent instruction before completing I/O register write. This may cause the subsequent instruction to be executed before the post-update I/O register value is reflected on the operation.

As described in the following examples, special care is required for the cases in which the subsequent instruction must be executed after the post-update I/O register value is actually reflected.

[Examples of cases requiring special care]

- The subsequent instruction must be executed while an interrupt request is disabled with the IENj bit in IERN of the ICU (interrupt request enable bit) cleared to 0.
- A WAIT instruction is executed immediately after the preprocessing for causing a transition to the low power consumption state.

In the above cases, after writing to an I/O register, wait until the write operation is completed using the following procedure and then execute the subsequent instruction.

- Write to an I/O register.
- Read the value from the I/O register to a general register.
- Execute the operation using the value read.
- Execute the subsequent instruction.

[Instruction examples]

- Byte-size I/O registers

```
MOV.L #SFR_ADDR, R1
MOV.B #SFR_DATA, [R1]
CMP [R1].UB, R1
;; Next process
```

- Word-size I/O registers

```
MOV.L #SFR_ADDR, R1
MOV.W #SFR_DATA, [R1]
CMP [R1].W, R1
;; Next process
```

Table 4.1 List of I/O Registers (Address Order) (11 / 67)

| Address | Module Symbol | Register Name | Register Symbol | Number of Bits | Access Size | Number of Access Cycles | | Related Function |
|------------|---------------|---|-----------------|----------------|-------------|-------------------------|-------------|------------------|
| | | | | | | ICLK ≥ PCLK | ICLK < PCLK | |
| 0008 77C9h | ICU | Software Configurable Interrupt B Select Register 201 | SLIBR201 | 8 | 8 | 2 ICLK to 1 PCLKB | 2 ICLK | ICUA |
| 0008 77CAh | ICU | Software Configurable Interrupt B Select Register 202 | SLIBR202 | 8 | 8 | 2 ICLK to 1 PCLKB | 2 ICLK | ICUA |
| 0008 77CBh | ICU | Software Configurable Interrupt B Select Register 203 | SLIBR203 | 8 | 8 | 2 ICLK to 1 PCLKB | 2 ICLK | ICUA |
| 0008 77CCh | ICU | Software Configurable Interrupt B Select Register 204 | SLIBR204 | 8 | 8 | 2 ICLK to 1 PCLKB | 2 ICLK | ICUA |
| 0008 77CDh | ICU | Software Configurable Interrupt B Select Register 205 | SLIBR205 | 8 | 8 | 2 ICLK to 1 PCLKB | 2 ICLK | ICUA |
| 0008 77CEh | ICU | Software Configurable Interrupt B Select Register 206 | SLIBR206 | 8 | 8 | 2 ICLK to 1 PCLKB | 2 ICLK | ICUA |
| 0008 77CFh | ICU | Software Configurable Interrupt B Select Register 207 | SLIBR207 | 8 | 8 | 2 ICLK to 1 PCLKB | 2 ICLK | ICUA |
| 0008 7830h | ICU | Group AL0 Interrupt Request Register | GRPAL0 | 32 | 32 | 2 ICLK to 1 PCLKA | 2 ICLK | ICUA |
| 0008 7834h | ICU | Group AL1 Interrupt Request Register | GRPAL1 | 32 | 32 | 2 ICLK to 1 PCLKA | 2 ICLK | ICUA |
| 0008 7870h | ICU | Group AL0 Interrupt Request Enable Register | GENAL0 | 32 | 32 | 2 ICLK to 1 PCLKA | 2 ICLK | ICUA |
| 0008 7874h | ICU | Group AL1 Interrupt Request Enable Register | GENAL1 | 32 | 32 | 2 ICLK to 1 PCLKA | 2 ICLK | ICUA |
| 0008 7900h | ICU | Software Configurable Interrupt A Request Register 0 | PIAR0 | 8 | 8 | 2 ICLK to 1 PCLKA | 2 ICLK | ICUA |
| 0008 7901h | ICU | Software Configurable Interrupt A Request Register 1 | PIAR1 | 8 | 8 | 2 ICLK to 1 PCLKA | 2 ICLK | ICUA |
| 0008 7902h | ICU | Software Configurable Interrupt A Request Register 2 | PIAR2 | 8 | 8 | 2 ICLK to 1 PCLKA | 2 ICLK | ICUA |
| 0008 7903h | ICU | Software Configurable Interrupt A Request Register 3 | PIAR3 | 8 | 8 | 2 ICLK to 1 PCLKA | 2 ICLK | ICUA |
| 0008 7904h | ICU | Software Configurable Interrupt A Request Register 4 | PIAR4 | 8 | 8 | 2 ICLK to 1 PCLKA | 2 ICLK | ICUA |
| 0008 7905h | ICU | Software Configurable Interrupt A Request Register 5 | PIAR5 | 8 | 8 | 2 ICLK to 1 PCLKA | 2 ICLK | ICUA |
| 0008 7906h | ICU | Software Configurable Interrupt A Request Register 6 | PIAR6 | 8 | 8 | 2 ICLK to 1 PCLKA | 2 ICLK | ICUA |
| 0008 7907h | ICU | Software Configurable Interrupt A Request Register 7 | PIAR7 | 8 | 8 | 2 ICLK to 1 PCLKA | 2 ICLK | ICUA |
| 0008 7908h | ICU | Software Configurable Interrupt A Request Register 8 | PIAR8 | 8 | 8 | 2 ICLK to 1 PCLKA | 2 ICLK | ICUA |
| 0008 7909h | ICU | Software Configurable Interrupt A Request Register 9 | PIAR9 | 8 | 8 | 2 ICLK to 1 PCLKA | 2 ICLK | ICUA |
| 0008 790Ah | ICU | Software Configurable Interrupt A Request Register A | PIARA | 8 | 8 | 2 ICLK to 1 PCLKA | 2 ICLK | ICUA |
| 0008 790Bh | ICU | Software Configurable Interrupt A Request Register B | PIARB | 8 | 8 | 2 ICLK to 1 PCLKA | 2 ICLK | ICUA |
| 0008 79D0h | ICU | Software Configurable Interrupt A Select Register 208 | SLIAR208 | 8 | 8 | 2 ICLK to 1 PCLKA | 2 ICLK | ICUA |
| 0008 79D1h | ICU | Software Configurable Interrupt A Select Register 209 | SLIAR209 | 8 | 8 | 2 ICLK to 1 PCLKA | 2 ICLK | ICUA |
| 0008 79D2h | ICU | Software Configurable Interrupt A Select Register 210 | SLIAR210 | 8 | 8 | 2 ICLK to 1 PCLKA | 2 ICLK | ICUA |
| 0008 79D3h | ICU | Software Configurable Interrupt A Select Register 211 | SLIAR211 | 8 | 8 | 2 ICLK to 1 PCLKA | 2 ICLK | ICUA |
| 0008 79D4h | ICU | Software Configurable Interrupt A Select Register 212 | SLIAR212 | 8 | 8 | 2 ICLK to 1 PCLKA | 2 ICLK | ICUA |
| 0008 79D5h | ICU | Software Configurable Interrupt A Select Register 213 | SLIAR213 | 8 | 8 | 2 ICLK to 1 PCLKA | 2 ICLK | ICUA |
| 0008 79D6h | ICU | Software Configurable Interrupt A Select Register 214 | SLIAR214 | 8 | 8 | 2 ICLK to 1 PCLKA | 2 ICLK | ICUA |
| 0008 79D7h | ICU | Software Configurable Interrupt A Select Register 215 | SLIAR215 | 8 | 8 | 2 ICLK to 1 PCLKA | 2 ICLK | ICUA |
| 0008 79D8h | ICU | Software Configurable Interrupt A Select Register 216 | SLIAR216 | 8 | 8 | 2 ICLK to 1 PCLKA | 2 ICLK | ICUA |
| 0008 79D9h | ICU | Software Configurable Interrupt A Select Register 217 | SLIAR217 | 8 | 8 | 2 ICLK to 1 PCLKA | 2 ICLK | ICUA |
| 0008 79DAh | ICU | Software Configurable Interrupt A Select Register 218 | SLIAR218 | 8 | 8 | 2 ICLK to 1 PCLKA | 2 ICLK | ICUA |
| 0008 79DBh | ICU | Software Configurable Interrupt A Select Register 219 | SLIAR219 | 8 | 8 | 2 ICLK to 1 PCLKA | 2 ICLK | ICUA |

Table 4.1 List of I/O Registers (Address Order) (12 / 67)

| Address | Module Symbol | Register Name | Register Symbol | Number of Bits | Access Size | Number of Access Cycles | | Related Function |
|------------|---------------|---|-----------------|----------------|-------------|-------------------------|-------------|------------------|
| | | | | | | ICLK ≥ PCLK | ICLK < PCLK | |
| 0008 79DCh | ICU | Software Configurable Interrupt A Select Register 220 | SLIAR220 | 8 | 8 | 2 ICLK to 1 PCLKA | 2 ICLK | ICUA |
| 0008 79DDh | ICU | Software Configurable Interrupt A Select Register 221 | SLIAR221 | 8 | 8 | 2 ICLK to 1 PCLKA | 2 ICLK | ICUA |
| 0008 79DEh | ICU | Software Configurable Interrupt A Select Register 222 | SLIAR222 | 8 | 8 | 2 ICLK to 1 PCLKA | 2 ICLK | ICUA |
| 0008 79DFh | ICU | Software Configurable Interrupt A Select Register 223 | SLIAR223 | 8 | 8 | 2 ICLK to 1 PCLKA | 2 ICLK | ICUA |
| 0008 79E0h | ICU | Software Configurable Interrupt A Select Register 224 | SLIAR224 | 8 | 8 | 2 ICLK to 1 PCLKA | 2 ICLK | ICUA |
| 0008 79E1h | ICU | Software Configurable Interrupt A Select Register 225 | SLIAR225 | 8 | 8 | 2 ICLK to 1 PCLKA | 2 ICLK | ICUA |
| 0008 79E2h | ICU | Software Configurable Interrupt A Select Register 226 | SLIAR226 | 8 | 8 | 2 ICLK to 1 PCLKA | 2 ICLK | ICUA |
| 0008 79E3h | ICU | Software Configurable Interrupt A Select Register 227 | SLIAR227 | 8 | 8 | 2 ICLK to 1 PCLKA | 2 ICLK | ICUA |
| 0008 79E4h | ICU | Software Configurable Interrupt A Select Register 228 | SLIAR228 | 8 | 8 | 2 ICLK to 1 PCLKA | 2 ICLK | ICUA |
| 0008 79E5h | ICU | Software Configurable Interrupt A Select Register 229 | SLIAR229 | 8 | 8 | 2 ICLK to 1 PCLKA | 2 ICLK | ICUA |
| 0008 79E6h | ICU | Software Configurable Interrupt A Select Register 230 | SLIAR230 | 8 | 8 | 2 ICLK to 1 PCLKA | 2 ICLK | ICUA |
| 0008 79E7h | ICU | Software Configurable Interrupt A Select Register 231 | SLIAR231 | 8 | 8 | 2 ICLK to 1 PCLKA | 2 ICLK | ICUA |
| 0008 79E8h | ICU | Software Configurable Interrupt A Select Register 232 | SLIAR232 | 8 | 8 | 2 ICLK to 1 PCLKA | 2 ICLK | ICUA |
| 0008 79E9h | ICU | Software Configurable Interrupt A Select Register 233 | SLIAR233 | 8 | 8 | 2 ICLK to 1 PCLKA | 2 ICLK | ICUA |
| 0008 79EAh | ICU | Software Configurable Interrupt A Select Register 234 | SLIAR234 | 8 | 8 | 2 ICLK to 1 PCLKA | 2 ICLK | ICUA |
| 0008 79EBh | ICU | Software Configurable Interrupt A Select Register 235 | SLIAR235 | 8 | 8 | 2 ICLK to 1 PCLKA | 2 ICLK | ICUA |
| 0008 79ECh | ICU | Software Configurable Interrupt A Select Register 236 | SLIAR236 | 8 | 8 | 2 ICLK to 1 PCLKA | 2 ICLK | ICUA |
| 0008 79EDh | ICU | Software Configurable Interrupt A Select Register 237 | SLIAR237 | 8 | 8 | 2 ICLK to 1 PCLKA | 2 ICLK | ICUA |
| 0008 79EEh | ICU | Software Configurable Interrupt A Select Register 238 | SLIAR238 | 8 | 8 | 2 ICLK to 1 PCLKA | 2 ICLK | ICUA |
| 0008 79EFh | ICU | Software Configurable Interrupt A Select Register 239 | SLIAR239 | 8 | 8 | 2 ICLK to 1 PCLKA | 2 ICLK | ICUA |
| 0008 79F0h | ICU | Software Configurable Interrupt A Select Register 240 | SLIAR240 | 8 | 8 | 2 ICLK to 1 PCLKA | 2 ICLK | ICUA |
| 0008 79F1h | ICU | Software Configurable Interrupt A Select Register 241 | SLIAR241 | 8 | 8 | 2 ICLK to 1 PCLKA | 2 ICLK | ICUA |
| 0008 79F2h | ICU | Software Configurable Interrupt A Select Register 242 | SLIAR242 | 8 | 8 | 2 ICLK to 1 PCLKA | 2 ICLK | ICUA |
| 0008 79F3h | ICU | Software Configurable Interrupt A Select Register 243 | SLIAR243 | 8 | 8 | 2 ICLK to 1 PCLKA | 2 ICLK | ICUA |
| 0008 79F4h | ICU | Software Configurable Interrupt A Select Register 244 | SLIAR244 | 8 | 8 | 2 ICLK to 1 PCLKA | 2 ICLK | ICUA |
| 0008 79F5h | ICU | Software Configurable Interrupt A Select Register 245 | SLIAR245 | 8 | 8 | 2 ICLK to 1 PCLKA | 2 ICLK | ICUA |
| 0008 79F6h | ICU | Software Configurable Interrupt A Select Register 246 | SLIAR246 | 8 | 8 | 2 ICLK to 1 PCLKA | 2 ICLK | ICUA |
| 0008 79F7h | ICU | Software Configurable Interrupt A Select Register 247 | SLIAR247 | 8 | 8 | 2 ICLK to 1 PCLKA | 2 ICLK | ICUA |
| 0008 79F8h | ICU | Software Configurable Interrupt A Select Register 248 | SLIAR248 | 8 | 8 | 2 ICLK to 1 PCLKA | 2 ICLK | ICUA |
| 0008 79F9h | ICU | Software Configurable Interrupt A Select Register 249 | SLIAR249 | 8 | 8 | 2 ICLK to 1 PCLKA | 2 ICLK | ICUA |
| 0008 79FAh | ICU | Software Configurable Interrupt A Select Register 250 | SLIAR250 | 8 | 8 | 2 ICLK to 1 PCLKA | 2 ICLK | ICUA |
| 0008 79FBh | ICU | Software Configurable Interrupt A Select Register 251 | SLIAR251 | 8 | 8 | 2 ICLK to 1 PCLKA | 2 ICLK | ICUA |
| 0008 79FCh | ICU | Software Configurable Interrupt A Select Register 252 | SLIAR252 | 8 | 8 | 2 ICLK to 1 PCLKA | 2 ICLK | ICUA |
| 0008 79FDh | ICU | Software Configurable Interrupt A Select Register 253 | SLIAR253 | 8 | 8 | 2 ICLK to 1 PCLKA | 2 ICLK | ICUA |
| 0008 79FEh | ICU | Software Configurable Interrupt A Select Register 254 | SLIAR254 | 8 | 8 | 2 ICLK to 1 PCLKA | 2 ICLK | ICUA |

Table 4.1 List of I/O Registers (Address Order) (23 / 67)

| Address | Module Symbol | Register Name | Register Symbol | Number of Bits | Access Size | Number of Access Cycles | | Related Function |
|------------|---------------|----------------------------------|-----------------|----------------|-------------|-------------------------|--------------|------------------|
| | | | | | | ICLK ≥ PCLKB | ICLK < PCLKB | |
| 0008 A087h | SCI4 | Serial Extended Mode Register | SEMR | 8 | 8 | 2, 3 PCLKB | 2 ICLK | SCIg, SC1h |
| 0008 A088h | SCI4 | Noise Filter Setting Register | SNFR | 8 | 8 | 2, 3 PCLKB | 2 ICLK | SCIg, SC1h |
| 0008 A089h | SCI4 | I ² C Mode Register 1 | SIMR1 | 8 | 8 | 2, 3 PCLKB | 2 ICLK | SCIg, SC1h |
| 0008 A08Ah | SCI4 | I ² C Mode Register 2 | SIMR2 | 8 | 8 | 2, 3 PCLKB | 2 ICLK | SCIg, SC1h |
| 0008 A08Bh | SCI4 | I ² C Mode Register 3 | SIMR3 | 8 | 8 | 2, 3 PCLKB | 2 ICLK | SCIg, SC1h |
| 0008 A08Ch | SCI4 | I ² C Status Register | SISR | 8 | 8 | 2, 3 PCLKB | 2 ICLK | SCIg, SC1h |
| 0008 A08Dh | SCI4 | SPI Mode Register | SPMR | 8 | 8 | 2, 3 PCLKB | 2 ICLK | SCIg, SC1h |
| 0008 A08Eh | SCI4 | Transmit Data Register H | TDRH | 8 | 8 | 2, 3 PCLKB | 2 ICLK | SCIg, SC1h |
| 0008 A08Fh | SCI4 | Transmit Data Register L | TDRL | 8 | 8 | 2, 3 PCLKB | 2 ICLK | SCIg, SC1h |
| 0008 A08Eh | SCI4 | Transmit Data Register HL | TDRHL | 16 | 16 | 4, 5 PCLKB | 2 ICLK | SCIg, SC1h |
| 0008 A090h | SCI4 | Receive Data Register H | RDRH | 8 | 8 | 2, 3 PCLKB | 2 ICLK | SCIg, SC1h |
| 0008 A091h | SCI4 | Receive Data Register L | RDRL | 8 | 8 | 2, 3 PCLKB | 2 ICLK | SCIg, SC1h |
| 0008 A090h | SCI4 | Receive Data Register HL | RDRHL | 16 | 16 | 4, 5 PCLKB | 2 ICLK | SCIg, SC1h |
| 0008 A092h | SCI4 | Modulation Duty Register | MDDR | 8 | 8 | 2, 3 PCLKB | 2 ICLK | SCIg, SC1h |
| 0008 A0A0h | SCI5 | Serial Mode Register | SMR | 8 | 8 | 2, 3 PCLKB | 2 ICLK | SCIg, SC1h |
| 0008 A0A1h | SCI5 | Bit Rate Register | BRR | 8 | 8 | 2, 3 PCLKB | 2 ICLK | SCIg, SC1h |
| 0008 A0A2h | SCI5 | Serial Control Register | SCR | 8 | 8 | 2, 3 PCLKB | 2 ICLK | SCIg, SC1h |
| 0008 A0A3h | SCI5 | Transmit Data Register | TDR | 8 | 8 | 2, 3 PCLKB | 2 ICLK | SCIg, SC1h |
| 0008 A0A4h | SCI5 | Serial Status Register | SSR | 8 | 8 | 2, 3 PCLKB | 2 ICLK | SCIg, SC1h |
| 0008 A0A5h | SCI5 | Receive Data Register | RDR | 8 | 8 | 2, 3 PCLKB | 2 ICLK | SCIg, SC1h |
| 0008 A0A6h | SCI5 | Smart Card Mode Register | SCMR | 8 | 8 | 2, 3 PCLKB | 2 ICLK | SCIg, SC1h |
| 0008 A0A7h | SCI5 | Serial Extended Mode Register | SEMR | 8 | 8 | 2, 3 PCLKB | 2 ICLK | SCIg, SC1h |
| 0008 A0A8h | SCI5 | Noise Filter Setting Register | SNFR | 8 | 8 | 2, 3 PCLKB | 2 ICLK | SCIg, SC1h |
| 0008 A0A9h | SCI5 | I ² C Mode Register 1 | SIMR1 | 8 | 8 | 2, 3 PCLKB | 2 ICLK | SCIg, SC1h |
| 0008 A0AAh | SCI5 | I ² C Mode Register 2 | SIMR2 | 8 | 8 | 2, 3 PCLKB | 2 ICLK | SCIg, SC1h |
| 0008 A0ABh | SCI5 | I ² C Mode Register 3 | SIMR3 | 8 | 8 | 2, 3 PCLKB | 2 ICLK | SCIg, SC1h |
| 0008 A0ACh | SCI5 | I ² C Status Register | SISR | 8 | 8 | 2, 3 PCLKB | 2 ICLK | SCIg, SC1h |
| 0008 A0ADh | SCI5 | SPI Mode Register | SPMR | 8 | 8 | 2, 3 PCLKB | 2 ICLK | SCIg, SC1h |
| 0008 A0AEh | SCI5 | Transmit Data Register H | TDRH | 8 | 8 | 2, 3 PCLKB | 2 ICLK | SCIg, SC1h |
| 0008 A0AFh | SCI5 | Transmit Data Register L | TDRL | 8 | 8 | 2, 3 PCLKB | 2 ICLK | SCIg, SC1h |
| 0008 A0AEh | SCI5 | Transmit Data Register HL | TDRHL | 16 | 16 | 4, 5 PCLKB | 2 ICLK | SCIg, SC1h |

Table 4.1 List of I/O Registers (Address Order) (37 / 67)

| Address | Module Symbol | Register Name | Register Symbol | Number of Bits | Access Size | Number of Access Cycles | | Related Function |
|--------------------------|---------------|--|-----------------|----------------|-------------|-------------------------|-------------|------------------|
| | | | | | | ICLK ≥ PCLK | ICLK < PCLK | |
| 0009 0852h | CAN0 | Mailbox Search Status Register | MSSR | 8 | 8 | 2, 3 PCLKB | 2 ICLK | CAN |
| 0009 0853h | CAN0 | Mailbox Search Mode Register | MSMR | 8 | 8 | 2, 3 PCLKB | 2 ICLK | CAN |
| 0009 0854h | CAN0 | Time Stamp Register | TSR | 16 | 8, 16 | 2, 3 PCLKB | 2 ICLK | CAN |
| 0009 0856h | CAN0 | Acceptance Filter Support Register | AFSR | 16 | 8, 16 | 2, 3 PCLKB | 2 ICLK | CAN |
| 0009 0858h | CAN0 | Test Control Register | TCR | 8 | 8 | 2, 3 PCLKB | 2 ICLK | CAN |
| 0009 1200h to 0009 13FFh | CAN1 | Mailbox Registers 0 to 31 | MB0 to 31 | 128 | 8, 16, 32 | 2, 3 PCLKB | 2 ICLK | CAN |
| 0009 1400h to 0009 141Fh | CAN1 | Mask Registers 0 to 7 | MKR0 to 7 | 32 | 8, 16, 32 | 2, 3 PCLKB | 2 ICLK | CAN |
| 0009 1420h | CAN1 | FIFO Received ID Compare Register 0 | FIDCR0 | 32 | 8, 16, 32 | 2, 3 PCLKB | 2 ICLK | CAN |
| 0009 1424h | CAN1 | FIFO Received ID Compare Register 1 | FIDCR1 | 32 | 8, 16, 32 | 2, 3 PCLKB | 2 ICLK | CAN |
| 0009 1428h | CAN1 | Mask Invalid Register | MKIVLR | 32 | 8, 16, 32 | 2, 3 PCLKB | 2 ICLK | CAN |
| 0009 142Ch | CAN1 | Mailbox Interrupt Enable Register | MIER | 32 | 8, 16, 32 | 2, 3 PCLKB | 2 ICLK | CAN |
| 0009 1820h to 0009 183Fh | CAN1 | Message Control Registers 0 to 31 | MCTL0 to 31 | 8 | 8 | 2, 3 PCLKB | 2 ICLK | CAN |
| 0009 1840h | CAN1 | Control Register | CTLR | 16 | 8, 16 | 2, 3 PCLKB | 2 ICLK | CAN |
| 0009 1842h | CAN1 | Status Register | STR | 16 | 8, 16 | 2, 3 PCLKB | 2 ICLK | CAN |
| 0009 1844h | CAN1 | Bit Configuration Register | BCR | 32 | 8, 16, 32 | 2, 3 PCLKB | 2 ICLK | CAN |
| 0009 1848h | CAN1 | Receive FIFO Control Register | RFCR | 8 | 8 | 2, 3 PCLKB | 2 ICLK | CAN |
| 0009 1849h | CAN1 | Receive FIFO Pointer Control Register | RFPCR | 8 | 8 | 2, 3 PCLKB | 2 ICLK | CAN |
| 0009 184Ah | CAN1 | Transmit FIFO Control Register | TFCR | 8 | 8 | 2, 3 PCLKB | 2 ICLK | CAN |
| 0009 184Bh | CAN1 | Transmit FIFO Pointer Control Register | TFPCR | 8 | 8 | 2, 3 PCLKB | 2 ICLK | CAN |
| 0009 184Ch | CAN1 | Error Interrupt Enable Register | EIER | 8 | 8 | 2, 3 PCLKB | 2 ICLK | CAN |
| 0009 184Dh | CAN1 | Error Interrupt Factor Judge Register | EIFR | 8 | 8 | 2, 3 PCLKB | 2 ICLK | CAN |
| 0009 184Eh | CAN1 | Receive Error Count Register | RECR | 8 | 8 | 2, 3 PCLKB | 2 ICLK | CAN |
| 0009 184Fh | CAN1 | Transmit Error Count Register | TECR | 8 | 8 | 2, 3 PCLKB | 2 ICLK | CAN |
| 0009 1850h | CAN1 | Error Code Store Register | ECSR | 8 | 8 | 2, 3 PCLKB | 2 ICLK | CAN |
| 0009 1851h | CAN1 | Channel Search Support Register | CSSR | 8 | 8 | 2, 3 PCLKB | 2 ICLK | CAN |
| 0009 1852h | CAN1 | Mailbox Search Status Register | MSSR | 8 | 8 | 2, 3 PCLKB | 2 ICLK | CAN |
| 0009 1853h | CAN1 | Mailbox Search Mode Register | MSMR | 8 | 8 | 2, 3 PCLKB | 2 ICLK | CAN |
| 0009 1854h | CAN1 | Time Stamp Register | TSR | 16 | 8, 16 | 2, 3 PCLKB | 2 ICLK | CAN |
| 0009 1856h | CAN1 | Acceptance Filter Support Register | AFSR | 16 | 8, 16 | 2, 3 PCLKB | 2 ICLK | CAN |
| 0009 1858h | CAN1 | Test Control Register | TCR | 8 | 8 | 2, 3 PCLKB | 2 ICLK | CAN |
| 0009 2200h to 0009 23FFh | CAN2 | Mailbox Registers 0 to 31 | MB0 to 31 | 128 | 8, 16, 32 | 2, 3 PCLKB | 2 ICLK | CAN |
| 0009 2400h to 0009 241Fh | CAN2 | Mask Registers 0 to 7 | MKR0 to 7 | 32 | 8, 16, 32 | 2, 3 PCLKB | 2 ICLK | CAN |
| 0009 2420h | CAN2 | FIFO Received ID Compare Register 0 | FIDCR0 | 32 | 8, 16, 32 | 2, 3 PCLKB | 2 ICLK | CAN |
| 0009 2424h | CAN2 | FIFO Received ID Compare Register 1 | FIDCR1 | 32 | 8, 16, 32 | 2, 3 PCLKB | 2 ICLK | CAN |
| 0009 2428h | CAN2 | Mask Invalid Register | MKIVLR | 32 | 8, 16, 32 | 2, 3 PCLKB | 2 ICLK | CAN |
| 0009 242Ch | CAN2 | Mailbox Interrupt Enable Register | MIER | 32 | 8, 16, 32 | 2, 3 PCLKB | 2 ICLK | CAN |
| 0009 2820h to 0009 283Fh | CAN2 | Message Control Registers 0 to 31 | MCTL0 to 31 | 8 | 8 | 2, 3 PCLKB | 2 ICLK | CAN |
| 0009 2840h | CAN2 | Control Register | CTLR | 16 | 8, 16 | 2, 3 PCLKB | 2 ICLK | CAN |
| 0009 2842h | CAN2 | Status Register | STR | 16 | 8, 16 | 2, 3 PCLKB | 2 ICLK | CAN |
| 0009 2844h | CAN2 | Bit Configuration Register | BCR | 32 | 8, 16, 32 | 2, 3 PCLKB | 2 ICLK | CAN |
| 0009 2848h | CAN2 | Receive FIFO Control Register | RFCR | 8 | 8 | 2, 3 PCLKB | 2 ICLK | CAN |
| 0009 2849h | CAN2 | Receive FIFO Pointer Control Register | RFPCR | 8 | 8 | 2, 3 PCLKB | 2 ICLK | CAN |

Table 4.1 List of I/O Registers (Address Order) (47 / 67)

| Address | Module Symbol | Register Name | Register Symbol | Number of Bits | Access Size | Number of Access Cycles | | Related Function |
|------------|---------------|---|-----------------|----------------|-------------|-------------------------|-------------|------------------|
| | | | | | | ICLK ≥ PCLK | ICLK < PCLK | |
| 000C 1270h | MTU | Timer Mode Register 2A | TMDR2A | 8 | 8 | 5, 6 PCLKA | 2, 3 ICLK | MTU3a |
| 000C 1272h | MTU3 | Timer General Register E | TGRE | 16 | 16 | 5, 6 PCLKA | 2, 3 ICLK | MTU3a |
| 000C 1274h | MTU4 | Timer General Register E | TGRE | 16 | 16 | 5, 6 PCLKA | 2, 3 ICLK | MTU3a |
| 000C 1276h | MTU4 | Timer General Register F | TGRF | 16 | 16 | 5, 6 PCLKA | 2, 3 ICLK | MTU3a |
| 000C 1280h | MTU | Timer Start Register A | TSTRA | 8 | 8 | 5, 6 PCLKA | 2, 3 ICLK | MTU3a |
| 000C 1281h | MTU | Timer Synchronous Register A | TSYRA | 8 | 8 | 5, 6 PCLKA | 2, 3 ICLK | MTU3a |
| 000C 1282h | MTU | Timer Counter Synchronous Start Register | TCSYSTR | 8 | 8 | 5, 6 PCLKA | 2, 3 ICLK | MTU3a |
| 000C 1284h | MTU | Timer Read/Write Enable Register A | TRWERA | 8 | 8 | 5, 6 PCLKA | 2, 3 ICLK | MTU3a |
| 000C 1290h | MTU0 | Noise Filter Control Register 0 | NFCR0 | 8 | 8 | 5, 6 PCLKA | 2, 3 ICLK | MTU3a |
| 000C 1291h | MTU1 | Noise Filter Control Register 1 | NFCR1 | 8 | 8 | 5, 6 PCLKA | 2, 3 ICLK | MTU3a |
| 000C 1292h | MTU2 | Noise Filter Control Register 2 | NFCR2 | 8 | 8 | 5, 6 PCLKA | 2, 3 ICLK | MTU3a |
| 000C 1293h | MTU3 | Noise Filter Control Register 3 | NFCR3 | 8 | 8 | 5, 6 PCLKA | 2, 3 ICLK | MTU3a |
| 000C 1294h | MTU4 | Noise Filter Control Register 4 | NFCR4 | 8 | 8 | 5, 6 PCLKA | 2, 3 ICLK | MTU3a |
| 000C 1298h | MTU8 | Noise Filter Control Register 8 | NFCR8 | 8 | 8 | 5, 6 PCLKA | 2, 3 ICLK | MTU3a |
| 000C 1299h | MTU0 | Noise Filter Control Register C | NFCRC | 8 | 8 | 5, 6 PCLKA | 2, 3 ICLK | MTU3a |
| 000C 1300h | MTU0 | Timer Control Register | TCR | 8 | 8 | 5, 6 PCLKA | 2, 3 ICLK | MTU3a |
| 000C 1301h | MTU0 | Timer Mode Register 1 | TMDR1 | 8 | 8 | 5, 6 PCLKA | 2, 3 ICLK | MTU3a |
| 000C 1302h | MTU0 | Timer I/O Control Register H | TIORH | 8 | 8 | 5, 6 PCLKA | 2, 3 ICLK | MTU3a |
| 000C 1303h | MTU0 | Timer I/O Control Register L | TIORL | 8 | 8 | 5, 6 PCLKA | 2, 3 ICLK | MTU3a |
| 000C 1304h | MTU0 | Timer Interrupt Enable Register | TIER | 8 | 8 | 5, 6 PCLKA | 2, 3 ICLK | MTU3a |
| 000C 1306h | MTU0 | Timer Counter | TCNT | 16 | 16 | 5, 6 PCLKA | 2, 3 ICLK | MTU3a |
| 000C 1308h | MTU0 | Timer General Register A | TGRA | 16 | 16 | 5, 6 PCLKA | 2, 3 ICLK | MTU3a |
| 000C 130Ah | MTU0 | Timer General Register B | TGRB | 16 | 16 | 5, 6 PCLKA | 2, 3 ICLK | MTU3a |
| 000C 130Ch | MTU0 | Timer General Register C | TGRC | 16 | 16 | 5, 6 PCLKA | 2, 3 ICLK | MTU3a |
| 000C 130Eh | MTU0 | Timer General Register D | TGRD | 16 | 16 | 5, 6 PCLKA | 2, 3 ICLK | MTU3a |
| 000C 1320h | MTU0 | Timer General Register E | TGRE | 16 | 16 | 5, 6 PCLKA | 2, 3 ICLK | MTU3a |
| 000C 1322h | MTU0 | Timer General Register F | TGRF | 16 | 16 | 5, 6 PCLKA | 2, 3 ICLK | MTU3a |
| 000C 1324h | MTU0 | Timer Interrupt Enable Register 2 | TIER2 | 8 | 8 | 5, 6 PCLKA | 2, 3 ICLK | MTU3a |
| 000C 1325h | MTU0 | Timer Status Register 2 | TSR2 | 8 | 8 | 5, 6 PCLKA | 2, 3 ICLK | MTU3a |
| 000C 1326h | MTU0 | Timer Buffer Operation Transfer Mode Register | TBTM | 8 | 8 | 5, 6 PCLKA | 2, 3 ICLK | MTU3a |
| 000C 1328h | MTU0 | Timer Control Register 2 | TCR2 | 8 | 8 | 5, 6 PCLKA | 2, 3 ICLK | MTU3a |
| 000C 1380h | MTU1 | Timer Control Register | TCR | 8 | 8 | 5, 6 PCLKA | 2, 3 ICLK | MTU3a |
| 000C 1381h | MTU1 | Timer Mode Register 1 | TMDR1 | 8 | 8 | 5, 6 PCLKA | 2, 3 ICLK | MTU3a |
| 000C 1382h | MTU1 | Timer I/O Control Register | TIOR | 8 | 8 | 5, 6 PCLKA | 2, 3 ICLK | MTU3a |
| 000C 1384h | MTU1 | Timer Interrupt Enable Register | TIER | 8 | 8 | 5, 6 PCLKA | 2, 3 ICLK | MTU3a |
| 000C 1385h | MTU1 | Timer Status Register | TSR | 8 | 8 | 5, 6 PCLKA | 2, 3 ICLK | MTU3a |
| 000C 1386h | MTU1 | Timer Counter | TCNT | 16 | 16 | 5, 6 PCLKA | 2, 3 ICLK | MTU3a |
| 000C 1388h | MTU1 | Timer General Register A | TGRA | 16 | 16 | 5, 6 PCLKA | 2, 3 ICLK | MTU3a |
| 000C 138Ah | MTU1 | Timer General Register B | TGRB | 16 | 16 | 5, 6 PCLKA | 2, 3 ICLK | MTU3a |
| 000C 1390h | MTU1 | Timer Input Capture Control Register | TICCR | 8 | 8 | 5, 6 PCLKA | 2, 3 ICLK | MTU3a |
| 000C 1391h | MTU1 | Timer Mode Register 3 | TMDR3 | 8 | 8 | 5, 6 PCLKA | 2, 3 ICLK | MTU3a |
| 000C 1394h | MTU1 | Timer Control Register 2 | TCR2 | 8 | 8 | 5, 6 PCLKA | 2, 3 ICLK | MTU3a |
| 000C 13A0h | MTU1 | Timer Longword Counter | TCNTLW | 32 | 32 | 5, 6 PCLKA | 2, 3 ICLK | MTU3a |
| 000C 13A4h | MTU1 | Timer Longword General Register | TGRALW | 32 | 32 | 5, 6 PCLKA | 2, 3 ICLK | MTU3a |
| 000C 13A8h | MTU1 | Timer Longword General Register | TGRBLW | 32 | 32 | 5, 6 PCLKA | 2, 3 ICLK | MTU3a |
| 000C 1400h | MTU2 | Timer Control Register | TCR | 8 | 8 | 5, 6 PCLKA | 2, 3 ICLK | MTU3a |
| 000C 1401h | MTU2 | Timer Mode Register 1 | TMDR1 | 8 | 8 | 5, 6 PCLKA | 2, 3 ICLK | MTU3a |
| 000C 1402h | MTU2 | Timer I/O Control Register | TIOR | 8 | 8 | 5, 6 PCLKA | 2, 3 ICLK | MTU3a |
| 000C 1404h | MTU2 | Timer Interrupt Enable Register | TIER | 8 | 8 | 5, 6 PCLKA | 2, 3 ICLK | MTU3a |
| 000C 1405h | MTU2 | Timer Status Register | TSR | 8 | 8 | 5, 6 PCLKA | 2, 3 ICLK | MTU3a |

Table 4.1 List of I/O Registers (Address Order) (49 / 67)

| Address | Module Symbol | Register Name | Register Symbol | Number of Bits | Access Size | Number of Access Cycles | | Related Function |
|------------|---------------|---|-----------------|----------------|-------------|-------------------------|-------------|------------------|
| | | | | | | ICLK ≥ PCLK | ICLK < PCLK | |
| 000C 1A39h | MTU7 | Timer Buffer Operation Transfer Mode Register | TBTM | 8 | 8 | 5, 6 PCLKA | 2, 3 ICLK | MTU3a |
| 000C 1A3Ah | MTU | Timer Interrupt Skipping Mode Register B | TITMRB | 8 | 8 | 5, 6 PCLKA | 2, 3 ICLK | MTU3a |
| 000C 1A3Bh | MTU | Timer Interrupt Skipping Set Register 2B | TITCR2B | 8 | 8 | 5, 6 PCLKA | 2, 3 ICLK | MTU3a |
| 000C 1A3Ch | MTU | Timer Interrupt Skipping Counter 2B | TITCNT2B | 8 | 8 | 5, 6 PCLKA | 2, 3 ICLK | MTU3a |
| 000C 1A40h | MTU7 | Timer A/D Converter Start Request Control Register | TADCR | 16 | 16 | 5, 6 PCLKA | 2, 3 ICLK | MTU3a |
| 000C 1A44h | MTU7 | Timer A/D Converter Start Request Cycle Set Register A | TADCORA | 16 | 16 | 5, 6 PCLKA | 2, 3 ICLK | MTU3a |
| 000C 1A46h | MTU7 | Timer A/D Converter Start Request Cycle Set Register B | TADCORB | 16 | 16 | 5, 6 PCLKA | 2, 3 ICLK | MTU3a |
| 000C 1A48h | MTU7 | Timer A/D Converter Start Request Cycle Set Buffer Register A | TADCOBRA | 16 | 16 | 5, 6 PCLKA | 2, 3 ICLK | MTU3a |
| 000C 1A4Ah | MTU7 | Timer A/D Converter Start Request Cycle Set Buffer Register B | TADCOBRB | 16 | 16 | 5, 6 PCLKA | 2, 3 ICLK | MTU3a |
| 000C 1A4Ch | MTU6 | Timer Control Register 2 | TCR2 | 8 | 8 | 5, 6 PCLKA | 2, 3 ICLK | MTU3a |
| 000C 1A4Dh | MTU7 | Timer Control Register 2 | TCR2 | 8 | 8 | 5, 6 PCLKA | 2, 3 ICLK | MTU3a |
| 000C 1A50h | MTU6 | Timer Synchronous Clear Register | TSYCR | 8 | 8 | 5, 6 PCLKA | 2, 3 ICLK | MTU3a |
| 000C 1A60h | MTU | Timer Waveform Control Register B | TWCRB | 8 | 8 | 5, 6 PCLKA | 2, 3 ICLK | MTU3a |
| 000C 1A70h | MTU | Timer Mode Register 2B | TMDR2B | 8 | 8 | 5, 6 PCLKA | 2, 3 ICLK | MTU3a |
| 000C 1A72h | MTU6 | Timer General Register E | TGRE | 16 | 16 | 5, 6 PCLKA | 2, 3 ICLK | MTU3a |
| 000C 1A74h | MTU7 | Timer General Register E | TGRE | 16 | 16 | 5, 6 PCLKA | 2, 3 ICLK | MTU3a |
| 000C 1A76h | MTU7 | Timer General Register F | TGRF | 16 | 16 | 5, 6 PCLKA | 2, 3 ICLK | MTU3a |
| 000C 1A80h | MTU | Timer Start Register B | TSTRB | 8 | 8 | 5, 6 PCLKA | 2, 3 ICLK | MTU3a |
| 000C 1A81h | MTU | Timer Synchronous Register B | TSYRB | 8 | 8 | 5, 6 PCLKA | 2, 3 ICLK | MTU3a |
| 000C 1A84h | MTU | Timer Read/Write Enable Register B | TRWERB | 8 | 8 | 5, 6 PCLKA | 2, 3 ICLK | MTU3a |
| 000C 1A93h | MTU6 | Noise Filter Control Register 6 | NFCR6 | 8 | 8 | 5, 6 PCLKA | 2, 3 ICLK | MTU3a |
| 000C 1A94h | MTU7 | Noise Filter Control Register 7 | NFCR7 | 8 | 8 | 5, 6 PCLKA | 2, 3 ICLK | MTU3a |
| 000C 1A95h | MTU5 | Noise Filter Control Register 5 | NFCR5 | 8 | 8 | 5, 6 PCLKA | 2, 3 ICLK | MTU3a |
| 000C 1C80h | MTU5 | Timer Counter U | TCNTU | 16 | 16 | 5, 6 PCLKA | 2, 3 ICLK | MTU3a |
| 000C 1C82h | MTU5 | Timer General Register U | TGRU | 16 | 16 | 5, 6 PCLKA | 2, 3 ICLK | MTU3a |
| 000C 1C84h | MTU5 | Timer Control Register U | TCRU | 8 | 8 | 5, 6 PCLKA | 2, 3 ICLK | MTU3a |
| 000C 1C85h | MTU5 | Timer Control Register 2 | TCR2U | 8 | 8 | 5, 6 PCLKA | 2, 3 ICLK | MTU3a |
| 000C 1C86h | MTU5 | Timer I/O Control Register U | TIORU | 8 | 8 | 5, 6 PCLKA | 2, 3 ICLK | MTU3a |
| 000C 1C90h | MTU5 | Timer Counter V | TCNTV | 16 | 16 | 5, 6 PCLKA | 2, 3 ICLK | MTU3a |
| 000C 1C92h | MTU5 | Timer General Register V | TGRV | 16 | 16 | 5, 6 PCLKA | 2, 3 ICLK | MTU3a |
| 000C 1C94h | MTU5 | Timer Control Register V | TCRV | 8 | 8 | 5, 6 PCLKA | 2, 3 ICLK | MTU3a |
| 000C 1C95h | MTU5 | Timer Control Register 2 | TCR2V | 8 | 8 | 5, 6 PCLKA | 2, 3 ICLK | MTU3a |
| 000C 1C96h | MTU5 | Timer I/O Control Register V | TIORV | 8 | 8 | 5, 6 PCLKA | 2, 3 ICLK | MTU3a |
| 000C 1CA0h | MTU5 | Timer Counter W | TCNTW | 16 | 16 | 5, 6 PCLKA | 2, 3 ICLK | MTU3a |
| 000C 1CA2h | MTU5 | Timer General Register W | TGRW | 16 | 16 | 5, 6 PCLKA | 2, 3 ICLK | MTU3a |
| 000C 1CA4h | MTU5 | Timer Control Register W | TCRW | 8 | 8 | 5, 6 PCLKA | 2, 3 ICLK | MTU3a |
| 000C 1CA5h | MTU5 | Timer Control Register 2 | TCR2W | 8 | 8 | 5, 6 PCLKA | 2, 3 ICLK | MTU3a |
| 000C 1CA6h | MTU5 | Timer I/O Control Register W | TIORW | 8 | 8 | 5, 6 PCLKA | 2, 3 ICLK | MTU3a |
| 000C 1CB2h | MTU5 | Timer Interrupt Enable Register | TIER | 8 | 8 | 5, 6 PCLKA | 2, 3 ICLK | MTU3a |
| 000C 1CB4h | MTU5 | Timer Start Register | TSTR | 8 | 8 | 5, 6 PCLKA | 2, 3 ICLK | MTU3a |
| 000C 1CB6h | MTU5 | Timer Compare Match Clear Register | TCNTCMPCLR | 8 | 8 | 5, 6 PCLKA | 2, 3 ICLK | MTU3a |
| 000C 2000h | GPT | General PWM Timer Software Start Register | GTSTR | 16 | 16 | 4, 5 PCLKA | 2, 3 ICLK | GPTa |
| 000C 2002h | GPT | Noise Filter Control Register | NFCR | 16 | 16 | 4, 5 PCLKA | 2, 3 ICLK | GPTa |
| 000C 2004h | GPT | General PWM Timer Hardware Source Start/Stop Control Register | GTHSCR | 16 | 16 | 4, 5 PCLKA | 2, 3 ICLK | GPTa |
| 000C 2006h | GPT | General PWM Timer Hardware Source Clear Control Register | GTHCCR | 16 | 16 | 4, 5 PCLKA | 2, 3 ICLK | GPTa |

Table 4.1 List of I/O Registers (Address Order) (53 / 67)

| Address | Module Symbol | Register Name | Register Symbol | Number of Bits | Access Size | Number of Access Cycles | | Related Function |
|------------|---------------|--|-----------------|----------------|-------------|-------------------------|--------------|------------------|
| | | | | | | ICLK ≥ PCLK | ICLK < PCLK | |
| 000C 4004h | EPTPC | MINT Interrupt Request Permission Register | MIEIPR | 32 | 32 | 5, 6 PCLKA | 2, 3 ICLK | EPTPCa |
| 000C 4010h | EPTPC | ELC Output/IPLS Interrupt Request Permission Register | ELIPPR | 32 | 32 | 5, 6 PCLKA | 2, 3 ICLK | EPTPCa |
| 000C 4014h | EPTPC | ELC Output/IPLS Interrupt Permission Automatic Clearing Register | ELIPACR | 32 | 32 | 5, 6 PCLKA | 2, 3 ICLK | EPTPCa |
| 000C 4040h | EPTPC | STCA Status Register | STSR | 32 | 32 | 8 to 43 PCLKA | 2 to 22 ICLK | EPTPCa |
| 000C 4044h | EPTPC | STCA Status Notification Permission Register | STIPR | 32 | 32 | 8 to 43 PCLKA | 2 to 22 ICLK | EPTPCa |
| 000C 4050h | EPTPC | STCA Clock Frequency Setting Register | STCFR | 32 | 32 | 8 to 43 PCLKA | 2 to 22 ICLK | EPTPCa |
| 000C 4054h | EPTPC | STCA Operating Mode Register | STMR | 32 | 32 | 8 to 43 PCLKA | 2 to 22 ICLK | EPTPCa |
| 000C 4058h | EPTPC | Sync Message Reception Timeout Register | SYNTOR | 32 | 32 | 8 to 43 PCLKA | 2 to 22 ICLK | EPTPCa |
| 000C 4060h | EPTPC | IPLS Interrupt Request Timer Select Register | IPTSELR | 32 | 32 | 8 to 43 PCLKA | 2 to 22 ICLK | EPTPCa |
| 000C 4064h | EPTPC | MINT Interrupt Request Timer Select Register | MITSELR | 32 | 32 | 8 to 43 PCLKA | 2 to 22 ICLK | EPTPCa |
| 000C 4068h | EPTPC | ELC Output Timer Select Register | ELTSELR | 32 | 32 | 8 to 43 PCLKA | 2 to 22 ICLK | EPTPCa |
| 000C 406Ch | EPTPC | Time Synchronization Channel Select Register | STCHSELR | 32 | 32 | 8 to 43 PCLKA | 2 to 22 ICLK | EPTPCa |
| 000C 4080h | EPTPC | Slave Time Synchronization Start Register | SYNSTARTR | 32 | 32 | 8 to 43 PCLKA | 2 to 22 ICLK | EPTPCa |
| 000C 4084h | EPTPC | Local Time Counter Initial Value Load Directive Register | LCIVLDR | 32 | 32 | 8 to 43 PCLKA | 2 to 22 ICLK | EPTPCa |
| 000C 4090h | EPTPC | Synchronization Loss Detection Threshold Register | SYNTDARU | 32 | 32 | 8 to 43 PCLKA | 2 to 22 ICLK | EPTPCa |
| 000C 4094h | EPTPC | Synchronization Loss Detection Threshold Register | SYNTDARL | 32 | 32 | 8 to 43 PCLKA | 2 to 22 ICLK | EPTPCa |
| 000C 4098h | EPTPC | Synchronization Detection Threshold Register | SYNTDBRU | 32 | 32 | 8 to 43 PCLKA | 2 to 22 ICLK | EPTPCa |
| 000C 409Ch | EPTPC | Synchronization Detection Threshold Register | SYNTDBRL | 32 | 32 | 8 to 43 PCLKA | 2 to 22 ICLK | EPTPCa |
| 000C 40B0h | EPTPC | Local Time Counter Initial Value Register | LCIVRU | 32 | 32 | 8 to 43 PCLKA | 2 to 22 ICLK | EPTPCa |
| 000C 40B4h | EPTPC | Local Time Counter Initial Value Register | LCIVRM | 32 | 32 | 8 to 43 PCLKA | 2 to 22 ICLK | EPTPCa |
| 000C 40B8h | EPTPC | Local Time Counter Initial Value Register | LCIVRL | 32 | 32 | 8 to 43 PCLKA | 2 to 22 ICLK | EPTPCa |
| 000C 4124h | EPTPC | Worst 10 Acquisition Directive Register | GETW10R | 32 | 32 | 8 to 43 PCLKA | 2 to 22 ICLK | EPTPCa |
| 000C 4128h | EPTPC | Positive Gradient Limit Register | PLIMITRU | 32 | 32 | 8 to 43 PCLKA | 2 to 22 ICLK | EPTPCa |
| 000C 412Ch | EPTPC | Positive Gradient Limit Register | PLIMITRM | 32 | 32 | 8 to 43 PCLKA | 2 to 22 ICLK | EPTPCa |
| 000C 4130h | EPTPC | Positive Gradient Limit Register | PLIMITRL | 32 | 32 | 8 to 43 PCLKA | 2 to 22 ICLK | EPTPCa |
| 000C 4134h | EPTPC | Negative Gradient Limit Register | MLIMITRU | 32 | 32 | 8 to 43 PCLKA | 2 to 22 ICLK | EPTPCa |
| 000C 4138h | EPTPC | Negative Gradient Limit Register | MLIMITRM | 32 | 32 | 8 to 43 PCLKA | 2 to 22 ICLK | EPTPCa |
| 000C 413Ch | EPTPC | Negative Gradient Limit Register | MLIMITRL | 32 | 32 | 8 to 43 PCLKA | 2 to 22 ICLK | EPTPCa |
| 000C 4140h | EPTPC | Statistical Information Retention Control Register | GETINFOR | 32 | 32 | 8 to 43 PCLKA | 2 to 22 ICLK | EPTPCa |
| 000C 4170h | EPTPC | Local Time Counter | LCCVRU | 32 | 32 | 8 to 43 PCLKA | 2 to 22 ICLK | EPTPCa |
| 000C 4174h | EPTPC | Local Time Counter | LCCVRM | 32 | 32 | 8 to 43 PCLKA | 2 to 22 ICLK | EPTPCa |
| 000C 4178h | EPTPC | Local Time Counter | LCCVRL | 32 | 32 | 8 to 43 PCLKA | 2 to 22 ICLK | EPTPCa |
| 000C 4210h | EPTPC | Positive Gradient Worst 10 Value Register | PW10VRU | 32 | 32 | 8 to 43 PCLKA | 2 to 22 ICLK | EPTPCa |
| 000C 4214h | EPTPC | Positive Gradient Worst 10 Value Register | PW10VRM | 32 | 32 | 8 to 43 PCLKA | 2 to 22 ICLK | EPTPCa |
| 000C 4218h | EPTPC | Positive Gradient Worst 10 Value Register | PW10VRL | 32 | 32 | 8 to 43 PCLKA | 2 to 22 ICLK | EPTPCa |
| 000C 42D0h | EPTPC | Negative Gradient Worst 10 Value Register | MW10RU | 32 | 32 | 8 to 43 PCLKA | 2 to 22 ICLK | EPTPCa |
| 000C 42D4h | EPTPC | Negative Gradient Worst 10 Value Register | MW10RM | 32 | 32 | 8 to 43 PCLKA | 2 to 22 ICLK | EPTPCa |
| 000C 42D8h | EPTPC | Negative Gradient Worst 10 Value Register | MW10RL | 32 | 32 | 8 to 43 PCLKA | 2 to 22 ICLK | EPTPCa |
| 000C 4300h | EPTPC | Timer Start Time Setting Register | TMSTTRU0 | 32 | 32 | 8 to 43 PCLKA | 2 to 22 ICLK | EPTPCa |
| 000C 4304h | EPTPC | Timer Start Time Setting Register | TMSTTRL0 | 32 | 32 | 8 to 43 PCLKA | 2 to 22 ICLK | EPTPCa |
| 000C 4308h | EPTPC | Timer Cycle Setting Register 0 | TMCYCR0 | 32 | 32 | 8 to 43 PCLKA | 2 to 22 ICLK | EPTPCa |
| 000C 430Ch | EPTPC | Timer Pulse Width Setting Register 0 | TMPLSR0 | 32 | 32 | 8 to 43 PCLKA | 2 to 22 ICLK | EPTPCa |
| 000C 4310h | EPTPC | Timer Start Time Setting Register | TMSTTRU1 | 32 | 32 | 8 to 43 PCLKA | 2 to 22 ICLK | EPTPCa |
| 000C 4314h | EPTPC | Timer Start Time Setting Register | TMSTTRL1 | 32 | 32 | 8 to 43 PCLKA | 2 to 22 ICLK | EPTPCa |
| 000C 4318h | EPTPC | Timer Cycle Setting Register 1 | TMCYCR1 | 32 | 32 | 8 to 43 PCLKA | 2 to 22 ICLK | EPTPCa |
| 000C 431Ch | EPTPC | Timer Pulse Width Setting Register 1 | TMPLSR1 | 32 | 32 | 8 to 43 PCLKA | 2 to 22 ICLK | EPTPCa |
| 000C 4320h | EPTPC | Timer Start Time Setting Register | TMSTTRU2 | 32 | 32 | 8 to 43 PCLKA | 2 to 22 ICLK | EPTPCa |
| 000C 4324h | EPTPC | Timer Start Time Setting Register | TMSTTRL2 | 32 | 32 | 8 to 43 PCLKA | 2 to 22 ICLK | EPTPCa |

Table 4.1 List of I/O Registers (Address Order) (66 / 67)

| Address | Module Symbol | Register Name | Register Symbol | Number of Bits | Access Size | Number of Access Cycles | | Related Function |
|------------|---------------|---|-----------------|----------------|-------------|--------------------------------|--|------------------|
| | | | | | | ICLK ≥ PCLK | ICLK < PCLK | |
| 000D 04D6h | USBA | Device Address 3 Configuration Register | DEVADD3 | 16 | 16 | (3 + BUSWAIT) PCLKA or more | Rounded up to the nearest integer greater than $1 + (3 + \text{BUSWAIT}) \times (\text{frequency ratio of ICLK/PCLKB})^{*5}$ | USBAa |
| 000D 04D8h | USBA | Device Address 4 Configuration Register | DEVADD4 | 16 | 16 | (3 + BUSWAIT) PCLKA or more | Rounded up to the nearest integer greater than $1 + (3 + \text{BUSWAIT}) \times (\text{frequency ratio of ICLK/PCLKB})^{*5}$ | USBAa |
| 000D 04DAh | USBA | Device Address 5 Configuration Register | DEVADD5 | 16 | 16 | (3 + BUSWAIT) PCLKA or more | Rounded up to the nearest integer greater than $1 + (3 + \text{BUSWAIT}) \times (\text{frequency ratio of ICLK/PCLKB})^{*5}$ | USBAa |
| 000D 0500h | USBA | Low Power Control Register | LPCTRL | 16 | 16 | (3 + BUSWAIT) PCLKA or more | Rounded up to the nearest integer greater than $1 + (3 + \text{BUSWAIT}) \times (\text{frequency ratio of ICLK/PCLKB})^{*5}$ | USBAa |
| 000D 0502h | USBA | Low Power Status Register | LPSTS | 16 | 16 | (3 + BUSWAIT) PCLKA or more | Rounded up to the nearest integer greater than $1 + (3 + \text{BUSWAIT}) \times (\text{frequency ratio of ICLK/PCLKB})^{*5}$ | USBAa |
| 000D 0540h | USBA | Battery Charging Control Register | BCCTRL | 16 | 16 | (3 + BUSWAIT) PCLKA or more | Rounded up to the nearest integer greater than $1 + (3 + \text{BUSWAIT}) \times (\text{frequency ratio of ICLK/PCLKB})^{*5}$ | USBAa |
| 000D 0544h | USBA | Function L1 Control Register 1 | PL1CTRL1 | 16 | 16 | (3 + BUSWAIT) PCLKA or more | Rounded up to the nearest integer greater than $1 + (3 + \text{BUSWAIT}) \times (\text{frequency ratio of ICLK/PCLKB})^{*5}$ | USBAa |
| 000D 0546h | USBA | Function L1 Control Register 2 | PL1CTRL2 | 16 | 16 | (3 + BUSWAIT) PCLKA or more | Rounded up to the nearest integer greater than $1 + (3 + \text{BUSWAIT}) \times (\text{frequency ratio of ICLK/PCLKB})^{*5}$ | USBAa |
| 000D 0548h | USBA | Host L1 Control Register 1 | HL1CTRL1 | 16 | 16 | (3 + BUSWAIT) PCLKA or more | Rounded up to the nearest integer greater than $1 + (3 + \text{BUSWAIT}) \times (\text{frequency ratio of ICLK/PCLKB})^{*5}$ | USBAa |
| 000D 054Ah | USBA | Host L1 Control Register 2 | HL1CTRL2 | 16 | 16 | (3 + BUSWAIT) PCLKA or more | Rounded up to the nearest integer greater than $1 + (3 + \text{BUSWAIT}) \times (\text{frequency ratio of ICLK/PCLKB})^{*5}$ | USBAa |
| 000D 0560h | USBA | Deep Standby USB Transceiver Control/Pin Monitor Register | DPUSR0R | 32 | 32 | (3 + BUSWAIT) PCLKA or more | Rounded up to the nearest integer greater than $1 + (3 + \text{BUSWAIT}) \times (\text{frequency ratio of ICLK/PCLKB})^{*5}$ | USBAa |




Figure 5.27 SDRAM Space Multiple Read Line Stride Bus Timing

Table 5.30 A/D Converter Trigger Timing

Conditions: $V_{CC} = AVCC0 = AVCC1 = V_{CC_USB} = V_{BATT} = 2.7$ to 3.6 V, $2.7 \leq V_{REFH0} \leq AVCC0$,
 $V_{CC_USBA} = AVCC_USBA = 3.0$ to 3.6 V,
 $V_{SS} = AVSS0 = AVSS1 = V_{REFL0} = V_{SS_USB} = V_{SS1_USBA} = V_{SS2_USBA} = PV_{SS_USBA} = AV_{SS_USBA} = 0$ V,
 $PCLKA = 8$ to 120 MHz, $PCLKB = 8$ to 60 MHz, $T_a = T_{opr}$
 Output load conditions: $V_{OH} = V_{CC} \times 0.5$, $V_{OL} = V_{CC} \times 0.5$, $C = 30$ pF
 High-drive output is selected by the driving ability control register.

| Item | | Symbol | Min. | Max. | Unit*1 | Test Conditions |
|---------------|---|------------|------|------|-------------|-----------------|
| A/D converter | A/D converter trigger input pulse width | t_{TRGW} | 1.5 | — | t_{PBcyc} | Figure 5.43 |

Note 1. t_{PBcyc} : PCLKB cycle




Figure 5.43 A/D Converter Trigger Input Timing

Table 5.31 CAC Timing

Conditions: $V_{CC} = AVCC0 = AVCC1 = V_{CC_USB} = V_{BATT} = 2.7$ to 3.6 V, $2.7 \leq V_{REFH0} \leq AVCC0$,
 $V_{CC_USBA} = AVCC_USBA = 3.0$ to 3.6 V,
 $V_{SS} = AVSS0 = AVSS1 = V_{REFL0} = V_{SS_USB} = V_{SS1_USBA} = V_{SS2_USBA} = PV_{SS_USBA} = AV_{SS_USBA} = 0$ V,
 $PCLKA = 8$ to 120 MHz, $PCLKB = 8$ to 60 MHz, $T_a = T_{opr}$
 Output load conditions: $V_{OH} = V_{CC} \times 0.5$, $V_{OL} = V_{CC} \times 0.5$, $C = 30$ pF
 High-drive output is selected by the driving ability control register.

| Item*1, *2 | | Symbol | Min.*1 | Max. | Unit*1 | Test Conditions |
|------------|--------------------------|--------------|--------------------------|---------------------------|--------|-----------------|
| CAC | CACREF input pulse width | t_{CACREF} | $t_{PBcyc} \leq t_{cac}$ | $4.5t_{cac} + 3t_{PBcyc}$ | — | ns |
| | | | $t_{PBcyc} > t_{cac}$ | $5t_{cac} + 6.5t_{PBcyc}$ | — | |

Note 1. t_{PBcyc} : PCLKB cycle

Note 2. t_{CAC} : CAC count clock source cycle

Table 5.33 RSPI Timing

Conditions: $V_{CC} = AVCC0 = AVCC1 = V_{CC_USB} = V_{BATT} = 2.7$ to 3.6 V, $2.7 \leq V_{REFH0} \leq AVCC0$,
 $V_{CC_USBA} = AVCC_USBA = 3.0$ to 3.6 V,
 $V_{SS} = AVSS0 = AVSS1 = V_{REFL0} = V_{SS_USB} = V_{SS1_USBA} = V_{SS2_USBA} = PVSS_USBA = AVSS_USBA = 0$ V,
 $PCLKA = 8$ to 120 MHz, $PCLKB = 8$ to 60 MHz, $T_a = T_{opr}$
Output load conditions: $V_{OH} = V_{CC} \times 0.5$, $V_{OL} = V_{CC} \times 0.5$, $C = 30$ pF
High-drive output is selected by the driving ability control register.

| Item | | Symbol | Min.*1 | Max.*1 | Unit*1 | Test Conditions | |
|------|------------------------------------|--------|--|---|---|-----------------|----------------------------|
| RSPI | RSPCK clock cycle | Master | t_{SPcyc} | 2 | 4096 | t_{PAcyc} | Figure 5.46 |
| | | Slave | | 8 | 4096 | | |
| | RSPCK clock high pulse width | Master | t_{SPCKWH} | $(t_{SPcyc} - t_{SPCKR} - t_{SPCKF}) / 2 - 3$ | — | ns | |
| | | Slave | | $(t_{SPcyc} - t_{SPCKR} - t_{SPCKF}) / 2$ | — | | |
| | RSPCK clock low pulse width | Master | t_{SPCKWL} | $(t_{SPcyc} - t_{SPCKR} - t_{SPCKF}) / 2 - 3$ | — | ns | |
| | | Slave | | $(t_{SPcyc} - t_{SPCKR} - t_{SPCKF}) / 2$ | — | | |
| | RSPCK clock rise/fall time | Output | t_{SPCKr} | — | 5 | ns | |
| | | Input | t_{SPCKf} | — | 1 | μ s | |
| | Data input setup time | Master | t_{SU} | 6 | — | ns | Figure 5.47 to Figure 5.52 |
| | | Slave | | $8.3 - t_{PAcyc}$ | — | | |
| | Data input hold time | Master | PCLKA division ratio set to 1/2 | t_{HF} | 0 | — | ns |
| | | | PCLKA division ratio set to a value other than 1/2 | t_H | t_{PAcyc} | — | |
| | | Slave | | $8.3 + 2 \times t_{PAcyc}$ | — | | |
| | SSL setup time | Master | t_{LEAD} | 1 | 8 | t_{SPcyc} | |
| | | Slave | | 4 | — | t_{PAcyc} | |
| | SSL hold time | Master | t_{LAG} | 1 | 8 | t_{SPcyc} | |
| | | Slave | | 4 | — | t_{PAcyc} | |
| | Data output delay time | Master | t_{OD} | — | 6.3 | ns | |
| | | Slave | | — | $3 \times t_{PAcyc} + 20$ | | |
| | Data output hold time | Master | t_{OH} | 0 | — | ns | |
| | | Slave | | 0 | — | | |
| | Successive transmission delay time | Master | t_{TD} | $t_{SPcyc} + 2 \times t_{PAcyc}$ | $8 \times t_{SPcyc} + 2 \times t_{PAcyc}$ | ns | |
| | | Slave | | $4 \times t_{PAcyc}$ | — | | |
| | MOSI and MISO rise/fall time | Output | t_{Dr}, t_{Df} | — | 5 | ns | |
| | | Input | | — | 1 | | |
| | SSL rise/fall time | Output | t_{SSLr}, t_{SSLf} | — | 5 | ns | |
| | | Input | | — | 1 | | |
| | Slave access time | | t_{SA} | — | 4 | t_{PAcyc} | Figure 5.51, Figure 5.52 |
| | Slave output release time | | t_{REL} | — | 3 | t_{PAcyc} | |

Note 1. t_{PAcyc} : PCLKA cycle

Note 2. We recommend using pins that have a letter ("A", "B", etc.) to indicate group membership appended to their names as groups. For the RSPI interface, the AC portion of the electrical characteristics is measured for each group.

Table 5.36 RIIC Timing (1)

Conditions: $V_{CC} = AVCC0 = AVCC1 = V_{CC_USB} = V_{BATT} = 2.7$ to 3.6 V, $2.7 \leq V_{REFH0} \leq AVCC0$,
 $V_{CC_USBA} = AVCC_USBA = 3.0$ to 3.6 V,
 $V_{SS} = AVSS0 = AVSS1 = V_{REFL0} = V_{SS_USB} = V_{SS1_USBA} = V_{SS2_USBA} = PVSS_USBA = AVSS_USBA = 0$ V,
 $PCLKA = 8$ to 120 MHz, $PCLKB = 8$ to 60 MHz, $T_a = T_{opr}$
 High-drive output is selected by the driving ability control register.

| Item | | Symbol | Min.*1, *2 | Max. | Unit | Test Conditions |
|---|---|------------|---|--------------------------|------|-----------------|
| RIIC (Standard-mode, SMBus) ICFER.FMPE = 0 | SCL input cycle time | t_{SCL} | $6(12) \times t_{IICcyc} + 1300$ | — | ns | Figure 5.56 |
| | SCL input high pulse width | t_{SCLH} | $3(6) \times t_{IICcyc} + 300$ | — | ns | |
| | SCL input low pulse width | t_{SCLL} | $3(6) \times t_{IICcyc} + 300$ | — | ns | |
| | SCL, SDA input rise time | t_{Sr} | — | 1000 | ns | |
| | SCL, SDA input fall time | t_{Sf} | — | 300 | ns | |
| | SCL, SDA input spike pulse removal time | t_{SP} | 0 | $1(4) \times t_{IICcyc}$ | ns | |
| | SDA input bus free time | t_{BUF} | $3(6) \times t_{IICcyc} + 300$ | — | ns | |
| | Start condition input hold time | t_{STAH} | $t_{IICcyc} + 300$ | — | ns | |
| | Restart condition input setup time | t_{STAS} | 1000 | — | ns | |
| | Stop condition input setup time | t_{STOS} | 1000 | — | ns | |
| | Data input setup time | t_{SDAS} | $t_{IICcyc} + 50$ | — | ns | |
| | Data input hold time | t_{SDAH} | 0 | — | ns | |
| | SCL, SDA capacitive load | C_b | — | 400 | pF | |
| RIIC (Fast-mode) ICFER.FMPE = 0 | SCL input cycle time | t_{SCL} | $6(12) \times t_{IICcyc} + 600$ | — | ns | |
| | SCL input high pulse width | t_{SCLH} | $3(6) \times t_{IICcyc} + 300$ | — | ns | |
| | SCL input low pulse width | t_{SCLL} | $3(6) \times t_{IICcyc} + 300$ | — | ns | |
| | SCL, SDA input rise time | t_{Sr} | $20 \times (\text{External pull-up voltage} / 5.5 \text{ V})$ | 300 | ns | |
| | SCL, SDA input fall time | t_{Sf} | $20 \times (\text{External pull-up voltage} / 5.5 \text{ V})$ | 300 | ns | |
| | SCL, SDA input spike pulse removal time | t_{SP} | 0 | $1(4) \times t_{IICcyc}$ | ns | |
| | SDA input bus free time | t_{BUF} | $3(6) \times t_{IICcyc} + 300$ | — | ns | |
| | Start condition input hold time | t_{STAH} | $t_{IICcyc} + 300$ | — | ns | |
| | Restart condition input setup time | t_{STAS} | 300 | — | ns | |
| | Stop condition input setup time | t_{STOS} | 300 | — | ns | |
| | Data input setup time | t_{SDAS} | $t_{IICcyc} + 50$ | — | ns | |
| | Data input hold time | t_{SDAH} | 0 | — | ns | |
| | SCL, SDA capacitive load | C_b | — | 400 | pF | |

Note: t_{IICcyc} : RIIC internal reference clock (IIC ϕ) cycle

Note 1. The value within parentheses is applicable when the value of the ICMR3.NF[1:0] bits is 11b while the digital filter is enabled by the setting ICFER.NFE = 1.

Note 2. C_b is the total capacitance of the bus lines.




Figure 5.62 Timing with the REF50CK and RMII Signals




Figure 5.63 RMII Transmission Timing




Figure 5.64 RMII Reception Timing (Normal Operation)




Figure D 145-Pin TFLGA (PTLG0145KA-A)