



Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

| | |
|----------------------------|---|
| Product Status | Discontinued at Digi-Key |
| Core Processor | RXv2 |
| Core Size | 32-Bit Single-Core |
| Speed | 240MHz |
| Connectivity | CANbus, EBI/EMI, Ethernet, I ² C, MMC/SD, QSPI, SCI, SPI, SSI, USB OTG |
| Peripherals | DMA, LVD, POR, PWM, WDT |
| Number of I/O | 111 |
| Program Memory Size | 2.5MB (2.5M x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | 64K x 8 |
| RAM Size | 512K x 8 |
| Voltage - Supply (Vcc/Vdd) | 2.7V ~ 3.6V |
| Data Converters | A/D 8x12b, 21x12b; D/A 2x12 |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 144-LQFP |
| Supplier Device Package | 144-LFQFP (20x20) |
| Purchase URL | https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f571mgcdfb-v0 |

Table 1.1 Outline of Specifications (9/10)

| Classification | Module/Function | Description |
|-----------------------|---|--|
| Safety | Memory protection unit (MPU) | <ul style="list-style-type: none"> • Protection area: Eight areas (max.) can be specified in the range from 0000 0000h to FFFF FFFFh. • Minimum protection unit: 16 bytes • Reading from, writing to, and enabling the execution access can be specified for each area. • An address exception occurs when the detected access is not in the permitted area. |
| | Trusted Memory (TM) Function | <ul style="list-style-type: none"> • Protects against the reading of programs from blocks 8 and 9 of the code flash memory • Instruction fetching by the CPU is the only form of access to these areas when the TM function is enabled. |
| | Register write protection function | <ul style="list-style-type: none"> • Protects important registers from being overwritten for in case a program runs out of control. |
| | CRC calculator (CRC) | <ul style="list-style-type: none"> • CRC code generation for arbitrary amounts of data in 8-bit units • Select any of three generating polynomials: $X^8 + X^2 + X + 1$, $X^{16} + X^{15} + X^2 + 1$, or $X^{16} + X^{12} + X^5 + 1$ • Generation of CRC codes for use with LSB-first or MSB-first communications is selectable |
| | Main clock oscillation stop function | <ul style="list-style-type: none"> • Main clock oscillation stop detection: Available |
| | Clock frequency accuracy measurement circuit (CAC) | <ul style="list-style-type: none"> • Monitors the clock output from the main clock oscillator, sub-clock oscillator, low- and high-speed on-chip oscillators, the PLL frequency synthesizer, IWDT-dedicated on-chip oscillator, and PCLKB, and generates interrupts when the setting range is exceeded. |
| | Data operation circuit (DOC) | <ul style="list-style-type: none"> • The function to compare, add, or subtract 16-bit data |
| Encryption function | AESa*3 | <ul style="list-style-type: none"> • Key lengths: 128, 196, and 256 bits • Support for CBC, ECB, CFB, OFB, CTR, and CMAC operating modes • Speed of calculations: 128-bit key length in 22 cycles 192-bit key length in 26 cycles 256-bit key length in 30 cycles • Compliant with FIPS PUB 197 |
| | DES*3 | <ul style="list-style-type: none"> • Key lengths: 56 bits (DES)/3 × 56 bits (T-DES) • Support for DES and triple DES • Support for ECB and CBC operating modes • Speed of calculations: 6 clock cycles in single DES mode 14 clock cycles in triple DES mode • Compliant with FIPS PUB 46-3 • Compliant with FIPS PUB 81 |
| | SHAa*3 | <ul style="list-style-type: none"> • Support for SHA-1 (128), SHA-2 (224 or 256), and HMAC (160, 224, or 256) • Speed of calculations: 50 clock cycles in SHA-1 mode 42 clock cycles in SHA-224 mode 42 clock cycles in SHA-256 mode • Compliant with SHA as defined in FIPS PUB 180-1 and -2 • Compliant with HMAC as defined in FIPS PUB 198 |
| | True random number generator (RNG)*3 | <ul style="list-style-type: none"> • Length of random numbers: 16 bits • Generation of random-number-generated interrupts after a number is generated • Random number generation time: 3.6 ms (typ) |
| Operating frequency | Up to 240 MHz | |
| Power supply voltage | VCC = AVCC0 = AVCC1 = VCC_USB = 2.7 to 3.6 V, 2.7 ≤ VREFH0 ≤ AVCC0, VCC_USBA = AVCC_USBA = 2.7 to 3.6 V, VBATT = 2.0 to 3.6 V | |
| Operating temperature | D-version: -40 to +85°C G-version: -40 to +105°C (in planning) | |
| Package | 177-pin TFLGA (PTLG0177KA-A) (in planning) 176-pin LFBGA (PLBG0176GA-A) (in planning) 176-pin LQFP (PLQP0176KB-A) 145-pin TFLGA (PTLG0145KA-A) (in planning) 144-pin LQFP (PLQP0144KA-A) 100-pin TFLGA (PTLG0100JA-A) (in planning) 100-pin LQFP (PLQP0100KB-A) | |

1.3 Block Diagram

Figure 1.2 shows a block diagram.




Figure 1.2 Block Diagram

Table 1.4 Pin Functions (3/8)

| Classifications | Pin Name | I/O | Description |
|------------------------------|---|--------|---|
| General-purpose PWM timer | GTOC0A-A/GTOC0A-B/ GTOC0A-C/GTOC0A-D/ GTOC0A-E, GTOC0B-A/GTOC0B-B/ GTOC0B-C/GTOC0B-D/ GTOC0B-E | I/O | GPT0.GTGRA and GPT0.GTGRB input capture input/output compare output/PWM output pins |
| | GTOC1A-A/GTOC1A-B/ GTOC1A-C/GTOC1A-D/ GTOC1A-E, GTOC1B-A/GTOC1B-B/ GTOC1B-C/GTOC1B-D/ GTOC1B-E | I/O | GPT1.GTGRA and GPT1.GTGRB input capture input/output compare output/PWM output pins |
| | GTOC2A-A/GTOC2A-B/ GTOC2A-C/GTOC2A-D/ GTOC2A-E, GTOC2B-A/GTOC2B-B/ GTOC2B-C/GTOC2B-D/ GTOC2B-E | I/O | GPT2.GTGRA and GPT2.GTGRB input capture input/output compare output/PWM output pins |
| | GTOC3A-D/GTOC3A-E, GTOC3B-D/GTOC3B-E | I/O | GPT3.GTGRA and GPT3.GTGRB input capture input/output compare output/PWM output pins |
| | GTETRG-B/GTETRG-C/ GTETRG-D | Input | External trigger input pin for GPT0 to GPT3 |
| 16-bit timer pulse unit | TIOCA0, TIOCB0 TIOCC0, TIOCD0 | I/O | The TGRA0 to TGRD0 input capture input/output compare output/PWM output pins |
| | TIOCA1, TIOCB1 | I/O | The TGRA1 and TGRB1 input capture input/output compare output/PWM output pins |
| | TIOCA2, TIOCB2 | I/O | The TGRA2 and TGRB2 input capture input/output compare output/PWM output pins |
| | TIOCA3, TIOCB3 TIOCC3, TIOCD3 | I/O | The TGRA3 to TGRD3 input capture input/output compare output/PWM output pins |
| | TIOCA4, TIOCB4 | I/O | The TGRA4 and TGRB4 input capture input/output compare output/PWM output pins |
| | TIOCA5, TIOCB5 | I/O | The TGRA5 and TGRB5 input capture input/output compare output/PWM output pins |
| | TCLKA, TCLKB TCLKC, TCLKD | Input | Input pins for external clock signals or for phase counting mode clock signals |
| Programmable pulse generator | PO0 to PO31 | Output | Output pins for the pulse signals |
| 8-bit timer | TMO0 to TMO3 | Output | Compare match output pins |
| | TMCI0 to TMCI3 | Input | Input pins for external clocks to be input to the counter |
| | TMRI0 to TMRI3 | Input | Input pins for the counter reset |
| Compare match timer W | TIC0 to TIC3 | Input | Input pins for CMTW |
| | TOC0 to TOC3 | Output | Output pins for CMTW |

Table 1.4 Pin Functions (6/8)

| Classifications | Pin Name | I/O | Description |
|----------------------------------|---|------------|--|
| USB 2.0 host/function module | VCC_USB, VCC_USBA | Input | Power supply pins |
| | VSS_USB, VSS1_USBA, VSS2_USBA | Input | Ground pins |
| | AVCC_USBA | Input | USBA analog power supply pin |
| | AVSS_USBA | Input | USBA analog ground pin. Short this pin with the PVSS_USBA pin. |
| | PVSS_USBA | Input | USBA PLL circuit ground pin. Short this pin with the AVSS_USBA pin. |
| | USBA_RREF | I/O | USBA reference current supply pin. Connect 2.2 KΩ (1%) to the AVSS_USBA pin. |
| | USB0_DP, USBA_DP | I/O | Input or output USB transceiver D+ data. |
| | USB0_DM, USBA_DM | I/O | Input or output USB transceiver D- data. |
| | USB0_EXICEN, USBA_EXICEN | Output | Connect to the OTG power IC. |
| | USB0_ID, USBA_ID | Input | Connect to the OTG power IC. |
| CAN module | USB0_VBUSEN USBA_VBUSEN | Output | USB VBUS power enable pins |
| | USB0_OVRCURA/ USB0_OVRCURB, USBA_OVRCURA/ USBA_OVRCURB | Input | USB overcurrent pins |
| Serial peripheral interface | USB0_VBUS, USBA_VBUS | Input | USB cable connection/disconnection detection input pins |
| | CRX0, CRX1-DS, CRX2 | Input | Input pins |
| | CTX0 to CTX2 | Output | Output pins |
| | RSPCKA-A/RSPCKA-B/ RSPCKB-A/RSPCKB-B | I/O | Clock input/output pin |
| | MOSIA-A/MOSIA-B/ MOSIB-A/MOSIB-B | I/O | Inputs or outputs data output from the master |
| | MISOA-A/MISOA-B/ MISOB-A/MISOB-B | I/O | Inputs or outputs data output from the slave |
| | SSLA0-A/SSLA0-B/ SSLB0-A/SSLB0-B | I/O | Input or output pin for slave selection |
| | SSLA1-A/SSLA1-B/ SSLB1-A/SSLB1-B to SSLA3-A/SSLA3-B/ SSLB3-A/SSLB3-B | Output | Output pin for slave selection |
| | QSPCLK-A-B | Output | QSPI clock output pin |
| | QSSL-A/B | Output | QSPI slave output pin |
| Quad serial peripheral interface | QMO-A-/B, QIO0-A-/B | I/O | Master transmit data/data 0 |
| | QMI-A-/B, QIO1-A-/B | I/O | Master input data/data 1 |
| | QIO2-A-/B, QIO3-A-/B | I/O | Data 2, data 3 |
| | SSISCK0, SSISCK1 | I/O | SSI serial bit clock pins |
| | SSIWS0, SSIWS1 | I/O | Word select pins |
| Serial sound interface | SSITXD0, SSITXD1 | Output | Serial data output pins |
| | SSIRXD0, SSIRXD1 | Input | Serial data input pins |
| | SSIDATA0, SSIDATA1 | I/O | Serial data input/output pins |
| | AUDIO_MCLK | Input | Master clock pin for audio |

Table 1.5 List of Pin and Pin Functions (177-Pin TFLGA, 176-Pin LFBGA) (1/7)

| Pin Number 177-Pin TFLGA 176-Pin LFBGA | Power Supply Clock System Control | I/O Port | Bus EXDMAC SDRAMC | Timer (MTU, GPT, TPU, TMR, PPG, RTC, CMTW, POE, CAC) | Communication (ETHERC, SCIG, SCIh, RSPI, I2C, CAN, USB, SSI) | Memory Interface Camera Interface (QSPI, SDHI, MMCIF, PDC) | Interrupt | S12ADC, R12DA |
|--|---|----------|-------------------------|---|---|---|-----------|------------------|
| A1 | AVSS0 | | | | | | | |
| A2 | AVCC0 | | | | | | | |
| A3 | VREFL0 | | | | | | | |
| A4 | | P42 | | | | | IRQ10-DS | AN002 |
| A5 | | P46 | | | | | IRQ14-DS | AN006 |
| A6 | VCC | | | | | | | |
| A7 | VSS | | | | | | | |
| A8 | | P94 | A20/D20 | | ET1_ERXD0/ RMII1_RXD0 | | | |
| A9 | VCC | | | | | | | |
| A10 | | P97 | A23/D23 | | ET1_ERXD3 | | | |
| A11 | | PD6 | D6[A6/D6] | MTIC5V/MTIOC8A/ POE4# | | MMC_D0-B/ SDHI_D0-B/ QIO0-B/ QMO-B | IRQ6 | AN106 |
| A12 | | P60 | CS0# | | ET1_TX_EN/ RMII1_TXD_EN | | | |
| A13 | | P63 | CS3#/CAS# | | | | | |
| A14 | | PE1 | D9[A9/D9] | MTIOC4C/MTIOC3B/ GTIOC1B-A/PO18 | TXD12/SMOSI12/ SSDA12/TXDX12/ SIOX12/SSLB2-B | MMC_D5-B | | ANEX1 |
| A15 | | PE2 | D10[A10/D10] | MTIOC4A/ GTIOC0B-A/PO23/ TIC3 | RXD12/SMISO12/ SSCL12/RXDX12/ SSLB3-B | MMC_D6-B | IRQ7-DS | AN100 |
| B1 | | P05 | | | | | IRQ13 | DA1 |
| B2 | | P07 | | | | | IRQ15 | ADTRG0# |
| B3 | | P40 | | | | | IRQ8-DS | AN000 |
| B4 | | P41 | | | | | IRQ9-DS | AN001 |
| B5 | | P47 | | | | | IRQ15-DS | AN007 |
| B6 | | P91 | A17/D17 | | ET1_COL/SCK7 | | | AN115 |
| B7 | | P92 | A18/D18 | POE4# | ET1_CRS/ RMII1_CRS_DV/ RXD7/SMISO7/SSCL7 | | | AN116 |
| B8 | | PD1 | D1[A1/D1] | MTIOC4B/ GTIOC1A-E/POE0# | CTX0 | | IRQ1 | AN109 |
| B9 | | P96 | A22/D22 | | ET1_ERXD2 | | | |
| B10 | | PD4 | D4[A4/D4] | MTIOC8B/POE11# | | MMC_CMD-B/ SDHI_CMD-B/ QSSL-B | IRQ4 | AN112 |
| B11 | | PG1 | D25 | | ET1_RX_ER/ RMII1_RX_ER | | | |
| B12 | VSS | | | | | | | |
| B13 | | P64 | CS4#/WE# | | | | | |
| B14 | | PE0 | D8[A8/D8] | MTIOC3D/ GTIOC2B-A | SCK12/SSLB1-B | MMC_D4-B | | ANEX0 |
| B15 | | PE3 | D11[A11/D11] | MTIOC4B/ GTIOC2A-A/PO26/ POE8#/TOC3 | CTS12#/RTS12#/ SS12#/ ET0_ERXD3 | MMC_D7-B | | AN101 |
| C1 | AVSS1 | | | | | | | |
| C2 | AVCC1 | | | | | | | |
| C3 | VREFH0 | | | | | | | |

Table 1.5 List of Pin and Pin Functions (177-Pin TFLGA, 176-Pin LFBGA) (6/7)

| Pin Number 177-Pin TFLGA 176-Pin LFBGA | Power Supply Clock System Control | I/O Port | Bus EXDMAC SDRAMC | Timer (MTU, GPT, TPU, TMR, PPG, RTC, CMTW, POE, CAC) | Communication (ETHERC, SCIG, SCIh, RSPI, I2C, CAN, USB, SSI) | Memory Interface Camera Interface (QSPI, SDHI, MMCIF, PDC) | Interrupt | S12ADC, R12DA |
|--|---|----------|-------------------------|--|--|---|-----------|------------------|
| N14 | | P73 | CS3# | PO16 | ET0_WOL | | | |
| N15 | VSS | | | | | | | |
| P1 | VSS | | | | | | | |
| P2 | | P17 | | MTIOC3A/MTIOC3B/ MTIOC4B/ GTIOC0B-B/TIOCB0/ TCLKD/TMO1/PO15/ POE8# | SCK1/TXD3/ SMOSI3/SSDA3/ SDA2-DS/ SSITXD0 | PIXD3 | IRQ7 | ADTRG1# |
| P3 | | P87 | | MTIOC4C/ GTIOC1B-B/TIOCA2 | TXD10 | PIXD2 | | |
| P4 | | P14 | | MTIOC3A/MTCLKA/ TIOCB5/TCLKA/ TMRI2/PO15 | CTS1#/RTS1#/ SS1#/CTX1/ USB0_OVRCURA | | IRQ4 | |
| P5 | | | | | USB0_DP | | | |
| P6 | AVSS_USBA | | | | | | | |
| P7 | | | | | USBA_DM | | | |
| P8 | | P10 | ALE | MTIC5W/TMRI3 | USBA_OVRCURA | | IRQ0 | |
| P9 | | P52 | RD# | | RXD2/SMISO2/ SSCL2/SSLB3-A | | | |
| P10 | | P83 | EDACK1 | MTIOC4C/ GTIOC0A-D | CTS10#/ET0_CRS/ RMIIO_CRS_DV/ SCK10 | | | |
| P11 | | PC6 | A22/CS1# | MTIOC3C/MTCLKA/ GTIOC3B-D/TMCI2/ TIC0/PO30 | RXD8/MOSIA-A/ ET0_ETXD3 | MMC_D6-A | IRQ13 | |
| P12 | | PC4 | A20/CS3# | MTIOC3D/MTCLKC/ GTETRG-D/TMCI1/ PO25/POE# | SCK5/CTS8#/SSLA0-A/ ET0_TX_CLK | MMC_D1-A/ SDHI_D1-A/ QIO1-A/QMI-A | | |
| P13 | | PC2 | A18 | MTIOC4B/ GTIOC2B-D/TCLKA/ PO21 | RXD5/SMISO5/ SSCL5/SSLA3-A/ ET0_RX_DV/ | MMC_CD-A/ SDHI_D3-A | | |
| P14 | | P75 | CS5# | PO20 | SCK11/RTS11/ ET0_ERXD0/ RMIIO_RXD0/ | MMC_RES#-A/ SDHI_D2-A | | |
| P15 | VCC | | | | | | | |
| R1 | | P21 | | MTIOC1B/MTIOC4A/ GTIOC2A-B/TIOCA3/ TMCI0/PO1 | RXD0/SMISO0/ SSCL0/ USB0_EXICEN/ USBA_EXICEN/ SSIWS0 | PIXD5 | IRQ9 | |
| R2 | | P20 | | MTIOC1A/TIOCB3/ TMRI0/PO0 | TXDO/SMOSI0/ SSDA0/USB0_ID/ USBA_ID/ SSIRXD0 | PIXD4 | IRQ8 | |
| R3 | | P16 | | MTIOC3C/MTIOC3D/ TIOCB1/TCLKC/ TMO2/PO14/ RTCOUT | TXD1/RXD3/ SMOSI1/SMISO3/ SSDA1/SSCL3/ SCL2-DS/ USB0_VBUS/ USB0_VBUSEN/ USB0_OVRCURB | | IRQ6 | ADTRG0# |
| R4 | | P13 | WR2#/BC2# | MTIOC0B/TIOCA5/ TMO3/PO13 | TXD2/SMOSI2/ SSDA2/ SDAO[FM+] | | IRQ3 | ADTRG1# |
| R5 | | | | | USB0_DM | | | |
| R6 | PVSS_USBA | | | | | | | |
| R7 | | | | | USBA_DP | | | |

Table 1.7 List of Pin and Pin Functions (145-Pin TFLGA) (2/5)

| Pin Number 145-Pin TFLGA | Power Supply Clock System Control | I/O Port | Bus EXDMAC SDRAMC | Timer (MTU, GPT, TPU, TMR, PPG, RTC, CMTW, POE, CAC) | Communication (ETHERC, SCIG, SCH, RSPI, RIIC, CAN, USB, SSI) | Memory Interface Camera Interface (QSPI, SDHI, MMCIF, PDC) | Interrupt | S12ADC, R12DA |
|-----------------------------|--------------------------------------|----------|-------------------|--|--|--|-----------|---------------|
| C9 | | PD7 | D7[A7/D7] | MTIC5U/POE0# | | MMC_D1-B/ SDHI_D1-B/ QIO1-B/QMI-B | IRQ7 | AN107 |
| C10 | | P63 | CS3#/CAS# | | | | | |
| C11 | | PE0 | D8[A8/D8] | MTIOC3D/ GTIOC2B-A | SCK12/SSLB1-B | MMC_D4-B | | ANEX0 |
| C12 | | P70 | SDCLK | | | | | |
| C13 | VSS | | | | | | | |
| D1 | | P00 | | TMRI0 | TXD6/SMOSI6/SSDA6 | | IRQ8 | AN118 |
| D2 | | PF5 | | | | | IRQ4 | |
| D3 | | P03 | | | | | IRQ11 | DA0 |
| D4 | | P01 | | TMCI0 | RXD6/SMISO6/SSCL6 | | IRQ9 | AN119 |
| D5 | VCC | | | | | | | |
| D6 | | P93 | A19 | POE0# | CTS7#/RTS7#/SS7# | | | AN117 |
| D7 | | PD5 | D5[A5/D5] | MTIC5W/MTIOC8C/ POE10# | | MMC_CLK-B/ SDHI_CLK-B/ QSPCLK-B | IRQ5 | AN113 |
| D8 | | P60 | CS0# | | | | | |
| D9 | | P64 | CS4#/WE# | | | | | |
| D10 | | PE7 | D15[A15/D15] | MTIOC6A/ GTIOC3A-E/TOC1 | MISOB-B | MMC_RES#-B/ SDHI_WP-B | IRQ7 | AN105 |
| D11 | VCC | | | | | | | |
| D12 | | PE5 | D13[A13/D13] | MTIOC4C/MTIOC2B/ GTIOC0A-A | ET0_RX_CLK/ REF50CK0/ RSPCKB-B | | IRQ5 | AN103 |
| D13 | | PE6 | D14[A14/D14] | TIOC6C/GTIOC3B-E/ TIC1 | MOSIB-B | MMC_CD-B/ SDHI_CD-B | IRQ6 | AN104 |
| E1 | VSS | | | | | | | |
| E2 | VCL | | | | | | | |
| E3 | | PJ5 | | POE8# | CTS2#/RTS2#/SS2# | | | |
| E4 | EMLE | | | | | | | |
| E5 | | P44 | | | | | IRQ12-DS | AN004 |
| E10 | | PA0 | A0/BC0# | MTIOC4A/MTIOC6D/ GTIOC0B-C/TIOCA0/ CACREF/PO16 | SSLA1-B/ ET0_TX_EN/ RMII_TXD_EN | | | |
| E11 | | P66 | CS6#/DQM0 | MTIOC7D/ GTIOC2B-C | CTX2 | | | |
| E12 | | P65 | CS5#/CKE | | | | | |
| E13 | | P67 | CS7#/DQM1 | MTIOC7C/ GTIOC1B-C | CRX2 | | IRQ15 | |
| F1 | XCIN | | | | | | | |
| F2 | XCOUT | | | | | | | |
| F3 | | PJ3 | EDACK1 | MTIOC3C | ET0_EXOUT/CTS6#/RTS6#/CTS0#/RTS0#/SS6#/SS0# | | | |
| F4 | VBATT | | | | | | | |
| F10 | | PA3 | A3 | MTIOC0D/MTCLKD/TIOCD0/TCLKB/PO19 | RXD5/SMISO5/SSCL5/ET0_MDIO | | IRQ6-DS | |
| F11 | VSS | | | | | | | |
| F12 | | PA1 | A1 | MTIOC0B/MTCLKC/MTIOC7B/GTIOC2A-C/TIOCB0/PO17 | SCK5/SSLA2-B/ET0_WOL | | IRQ11 | |

Table 1.7 List of Pin and Pin Functions (145-Pin TFLGA) (5/5)

| Pin Number 145-Pin TFLGA | Power Supply Clock System Control | I/O Port | Bus EXDMAC SDRAMC | Timer (MTU, GPT, TPU, TMR, PPG, RTC, CMTW, POE, CAC) | Communication (ETHERC, SCIG, SCH, RSPI, RIIC, CAN, USB, SSI) | Memory Interface Camera Interface (QSPI, SDHI, MMCIF, PDC) | Interrupt | S12ADC, R12DA |
|--------------------------------|---|----------|-------------------------|--|---|---|-----------|------------------|
| M2 | | P17 | | MTIOC3A/MTIOC3B/ MTIOC4B/ GTIOC0B-B/TIOC0B/ TCLKD/TMO1/PO15/ POE8# | SCK1/TXD3/SMOSI3/ SSDA3/SDA2-DS/ SSITX0 | PIXD3 | IRQ7 | ADTRG1# |
| M3 | | P86 | | MTIOC4D/ GTIOC2B-B/TIOCA0 | RXD10 | PIXD1 | | |
| M4 | | P12 | | TMC1 | RXD2/SMISO2/ SSCL2/SCL0[FM+] | | IRQ2 | |
| M5 | VCC_USB | | | | | | | |
| M6 | VSS_USB | | | | | | | |
| M7 | | P50 | WR0#/WR# | | TXD2/SMOSI2/ SSDA2/SSLB1-A | | | |
| M8 | | PC6 | A22/CS1# | MTIOC3C/MTCLKA/ GTIOC3B-D/TMC12/ TIC0/PO30 | RXD8/MOSIA-A/ ET0_ETXD3 | MMC_D6-A | IRQ13 | |
| M9 | TRDATA1 | P81 | EDACK0 | MTIOC3D/ GTIOC0B-D/PO27 | RXD10/ET0_ETXD0/ RMII0_TXD0 | MMC_D3-A/ SDHI_CD-A/ QIO3-A | | |
| M10 | | P77 | CS7# | PO23 | TXD11/ET0_RX_ER/ RMII0_RX_ER | MMC_CLK-A/ SDHI_CLK-A/ QSPCLK-A | | |
| M11 | | PC0 | A16 | MTIOC3C/TCLKC/ PO17 | CTS5#/RTS5#/SS5#/ SSLA1-A/ET0_ERXD3 | | IRQ14 | |
| M12 | | PC1 | A17 | MTIOC3A/TCLKD/ PO18 | SCK5/SSLA2-A/ ET0_ERXD2 | | IRQ12 | |
| M13 | VCC | | | | | | | |
| N1 | | P21 | | MTIOC1B/MTIOC4A/ GTIOC2A-B/TIOCA3/ TMC10/PO1 | RXD0/SMISO0/ SSCL0/ USB0_EXICEN/ SSIWS0 | PIXD5 | IRQ9 | |
| N2 | | P20 | | MTIOC1A/TIOC0B3/ TMRI0/PO0 | TXD0/SMOSI0/ SSDA0/USB0_ID/ SSIRX0 | PIXD4 | IRQ8 | |
| N3 | | P87 | | MTIOC4C/ GTIOC1B-B/TIOCA2 | TXD10 | PIXD2 | | |
| N4 | | P14 | | MTIOC3A/MTCLKA/ TIOC0B5/TCLKA/ TMRI2/PO15 | CTS1#/RTS1#/SS1#/ CTX1/ USB0_OVRCURA | | IRQ4 | |
| N5 | | | | | USB0_DM | | | |
| N6 | | | | | USB0_DP | | | |
| N7 | TRDATA3 | P55 | WAIT#/ EDREQ0 | MTIOC4D/TMO3 | CRX1/ET0_EXOUT | | IRQ10 | |
| N8 | VSS | | | | | | | |
| N9 | UB | PC7 | A23/CS0# | MTIOC3A/MTCLKB/ GTIOC3A-D/TMO2/ TOC0/PO31/CACREF | TXD8/MISOA-A/ ET0_COL | MMC_D7-A | IRQ14 | |
| N10 | TRSYNC | P82 | EDREQ1 | MTIOC4A/ GTIOC2A-D/PO28 | TXD10/ET0_ETXD1/ RMII0_TXD1 | MMC_D4-A | | |
| N11 | | PC3 | A19 | MTIOC4D/ GTIOC1B-D/TCLKB/ PO24 | TXD5/SMOSI5/ SSDA5/ET0_TX_ER | MMC_D0-A/ SDHI_D0-A/ QIO0-A/ QMO-A | | |
| N12 | | P75 | CS5# | PO20 | SCK11/RTS11#/ ET0_ERXD0/ RMII0_RXD0 | MMC_RES-A/ SDHI_D2-A | | |
| N13 | | P74 | A20/CS4# | PO19 | CTS11#/ET0_ERXD1/ RMII0_RXD1 | | | |

Table 4.1 List of I/O Registers (Address Order) (4 / 67)

| Address | Module Symbol | Register Name | Register Symbol | Number of Bits | Access Size | Number of Access Cycles | | Related Function |
|------------|---------------|---|-----------------|----------------|-------------|-------------------------|-------------|------------------|
| | | | | | | ICLK ≥ PCLK | ICLK < PCLK | |
| 0008 210Ch | DMAC4 | DMA Block Transfer Count Register | DMCRB | 16 | 16 | 2 ICLK | | DMACa |
| 0008 2110h | DMAC4 | DMA Transfer Mode Register | DMTMD | 16 | 16 | 2 ICLK | | DMACa |
| 0008 2113h | DMAC4 | DMA Interrupt Setting Register | DMINT | 8 | 8 | 2 ICLK | | DMACa |
| 0008 2114h | DMAC4 | DMA Address Mode Register | DMAMD | 16 | 16 | 2 ICLK | | DMACa |
| 0008 211Ch | DMAC4 | DMA Transfer Enable Register | DMCNT | 8 | 8 | 2 ICLK | | DMACa |
| 0008 211Dh | DMAC4 | DMA Software Start Register | DMREQ | 8 | 8 | 2 ICLK | | DMACa |
| 0008 211Eh | DMAC4 | DMA Status Register | DMSTS | 8 | 8 | 2 ICLK | | DMACa |
| 0008 211Fh | DMAC4 | DMA Activation Source Flag Control Register | DMCSL | 8 | 8 | 2 ICLK | | DMACa |
| 0008 2140h | DMAC5 | DMA Source Address Register | DMSAR | 32 | 32 | 2 ICLK | | DMACa |
| 0008 2144h | DMAC5 | DMA Destination Address Register | DMDAR | 32 | 32 | 2 ICLK | | DMACa |
| 0008 2148h | DMAC5 | DMA Transfer Count Register | DMCRA | 32 | 32 | 2 ICLK | | DMACa |
| 0008 214Ch | DMAC5 | DMA Block Transfer Count Register | DMCRB | 16 | 16 | 2 ICLK | | DMACa |
| 0008 2150h | DMAC5 | DMA Transfer Mode Register | DMTMD | 16 | 16 | 2 ICLK | | DMACa |
| 0008 2153h | DMAC5 | DMA Interrupt Setting Register | DMINT | 8 | 8 | 2 ICLK | | DMACa |
| 0008 2154h | DMAC5 | DMA Address Mode Register | DMAMD | 16 | 16 | 2 ICLK | | DMACa |
| 0008 215Ch | DMAC5 | DMA Transfer Enable Register | DMCNT | 8 | 8 | 2 ICLK | | DMACa |
| 0008 215Dh | DMAC5 | DMA Software Start Register | DMREQ | 8 | 8 | 2 ICLK | | DMACa |
| 0008 215Eh | DMAC5 | DMA Status Register | DMSTS | 8 | 8 | 2 ICLK | | DMACa |
| 0008 215Fh | DMAC5 | DMA Activation Source Flag Control Register | DMCSL | 8 | 8 | 2 ICLK | | DMACa |
| 0008 2180h | DMAC6 | DMA Source Address Register | DMSAR | 32 | 32 | 2 ICLK | | DMACa |
| 0008 2184h | DMAC6 | DMA Destination Address Register | DMDAR | 32 | 32 | 2 ICLK | | DMACa |
| 0008 2188h | DMAC6 | DMA Transfer Count Register | DMCRA | 32 | 32 | 2 ICLK | | DMACa |
| 0008 218Ch | DMAC6 | DMA Block Transfer Count Register | DMCRB | 16 | 16 | 2 ICLK | | DMACa |
| 0008 2190h | DMAC6 | DMA Transfer Mode Register | DMTMD | 16 | 16 | 2 ICLK | | DMACa |
| 0008 2193h | DMAC6 | DMA Interrupt Setting Register | DMINT | 8 | 8 | 2 ICLK | | DMACa |
| 0008 2194h | DMAC6 | DMA Address Mode Register | DMAMD | 16 | 16 | 2 ICLK | | DMACa |
| 0008 219Ch | DMAC6 | DMA Transfer Enable Register | DMCNT | 8 | 8 | 2 ICLK | | DMACa |
| 0008 219Dh | DMAC6 | DMA Software Start Register | DMREQ | 8 | 8 | 2 ICLK | | DMACa |
| 0008 219Eh | DMAC6 | DMA Status Register | DMSTS | 8 | 8 | 2 ICLK | | DMACa |
| 0008 219Fh | DMAC6 | DMA Activation Source Flag Control Register | DMCSL | 8 | 8 | 2 ICLK | | DMACa |
| 0008 21C0h | DMAC7 | DMA Source Address Register | DMSAR | 32 | 32 | 2 ICLK | | DMACa |
| 0008 21C4h | DMAC7 | DMA Destination Address Register | DMDAR | 32 | 32 | 2 ICLK | | DMACa |
| 0008 21C8h | DMAC7 | DMA Transfer Count Register | DMCRA | 32 | 32 | 2 ICLK | | DMACa |
| 0008 21CCh | DMAC7 | DMA Block Transfer Count Register | DMCRB | 16 | 16 | 2 ICLK | | DMACa |
| 0008 21D0h | DMAC7 | DMA Transfer Mode Register | DMTMD | 16 | 16 | 2 ICLK | | DMACa |
| 0008 21D3h | DMAC7 | DMA Interrupt Setting Register | DMINT | 8 | 8 | 2 ICLK | | DMACa |
| 0008 21D4h | DMAC7 | DMA Address Mode Register | DMAMD | 16 | 16 | 2 ICLK | | DMACa |
| 0008 21DCh | DMAC7 | DMA Transfer Enable Register | DMCNT | 8 | 8 | 2 ICLK | | DMACa |
| 0008 21DDh | DMAC7 | DMA Software Start Register | DMREQ | 8 | 8 | 2 ICLK | | DMACa |
| 0008 21DEh | DMAC7 | DMA Status Register | DMSTS | 8 | 8 | 2 ICLK | | DMACa |
| 0008 21DFh | DMAC7 | DMA Activation Source Flag Control Register | DMCSL | 8 | 8 | 2 ICLK | | DMACa |
| 0008 2200h | DMAC | DMACA Module Activation Register | DMAST | 8 | 8 | 2 ICLK | | DMACa |
| 0008 2204h | DMAC | DMAC74 Interrupt Status Monitor Register | DMIST | 8 | 8 | 2 ICLK | | DMACa |
| 0008 2400h | DTC | DTC Control Register | DTCCR | 8 | 8 | 2 ICLK | | DTCa |
| 0008 2404h | DTC | DTC Vector Base Register | DTCVBR | 32 | 32 | 2 ICLK | | DTCa |
| 0008 2408h | DTC | DTC Address Mode Register | DTCADM | 8 | 8 | 2 ICLK | | DTCa |
| 0008 240Ch | DTC | DTC Module Start Register | DTCST | 8 | 8 | 2 ICLK | | DTCa |
| 0008 240Eh | DTC | DTC Status Register | DTCSTS | 16 | 16 | 2 ICLK | | DTCa |
| 0008 2800h | EXDMA C0 | EXDMA Source Address Register | EDMSAR | 32 | 32 | 1, 2 BCLK | | EXDMACa |

Table 4.1 List of I/O Registers (Address Order) (16 / 67)

| Address | Module Symbol | Register Name | Register Symbol | Number of Bits | Access Size | Number of Access Cycles | | Related Function |
|------------|---------------|--|-----------------|----------------|-------------|-------------------------|-------------|------------------|
| | | | | | | ICLK ≥ PCLK | ICLK < PCLK | |
| 0008 821Bh | TMR3 | Timer Counter Control Register | TCCR | 8 | 8 | 2, 3 PCLKB | 2 ICLK | TMRb |
| 0008 821Ch | TMR2 | Time Count Start Register | TCSTR | 8 | 8 | 2, 3 PCLKB | 2 ICLK | TMRb |
| 0008 821Dh | TMR3 | Time Count Start Register | TCSTR | 8 | 8 | 2, 3 PCLKB | 2 ICLK | TMRb |
| 0008 8280h | CRC | CRC Control Register | CRCCR | 8 | 8 | 2, 3 PCLKB | 2 ICLK | CRC |
| 0008 8281h | CRC | CRC Data Input Register | CRCDIR | 8 | 8 | 2, 3 PCLKB | 2 ICLK | CRC |
| 0008 8282h | CRC | CRC Data Output Register | CRCDOR | 16 | 16 | 2, 3 PCLKB | 2 ICLK | CRC |
| 0008 8300h | RIIC0 | I ² C Bus Control Register 1 | ICCR1 | 8 | 8 | 2, 3 PCLKB | 2 ICLK | RIICa |
| 0008 8301h | RIIC0 | I ² C Bus Control Register 2 | ICCR2 | 8 | 8 | 2, 3 PCLKB | 2 ICLK | RIICa |
| 0008 8302h | RIIC0 | I ² C Bus Mode Register 1 | ICMR1 | 8 | 8 | 2, 3 PCLKB | 2 ICLK | RIICa |
| 0008 8303h | RIIC0 | I ² C Bus Mode Register 2 | ICMR2 | 8 | 8 | 2, 3 PCLKB | 2 ICLK | RIICa |
| 0008 8304h | RIIC0 | I ² C Bus Mode Register 3 | ICMR3 | 8 | 8 | 2, 3 PCLKB | 2 ICLK | RIICa |
| 0008 8305h | RIIC0 | I ² C Bus Function Enable Register | ICFER | 8 | 8 | 2, 3 PCLKB | 2 ICLK | RIICa |
| 0008 8306h | RIIC0 | I ² C Bus Status Enable Register | ICSER | 8 | 8 | 2, 3 PCLKB | 2 ICLK | RIICa |
| 0008 8307h | RIIC0 | I ² C Bus Interrupt Enable Register | ICIER | 8 | 8 | 2, 3 PCLKB | 2 ICLK | RIICa |
| 0008 8308h | RIIC0 | I ² C Bus Status Register 1 | ICSR1 | 8 | 8 | 2, 3 PCLKB | 2 ICLK | RIICa |
| 0008 8309h | RIIC0 | I ² C Bus Status Register 2 | ICSR2 | 8 | 8 | 2, 3 PCLKB | 2 ICLK | RIICa |
| 0008 830Ah | RIIC0 | Slave Address Register L0 | SARL0 | 8 | 8 | 2, 3 PCLKB | 2 ICLK | RIICa |
| 0008 830Bh | RIIC0 | Slave Address Register U0 | SARU0 | 8 | 8 | 2, 3 PCLKB | 2 ICLK | RIICa |
| 0008 830Ch | RIIC0 | Slave Address Register L1 | SARL1 | 8 | 8 | 2, 3 PCLKB | 2 ICLK | RIICa |
| 0008 830Dh | RIIC0 | Slave Address Register U1 | SARU1 | 8 | 8 | 2, 3 PCLKB | 2 ICLK | RIICa |
| 0008 830Eh | RIIC0 | Slave Address Register L2 | SARL2 | 8 | 8 | 2, 3 PCLKB | 2 ICLK | RIICa |
| 0008 830Fh | RIIC0 | Slave Address Register U2 | SARU2 | 8 | 8 | 2, 3 PCLKB | 2 ICLK | RIICa |
| 0008 8310h | RIIC0 | I ² C Bus Bit Rate Low Register | ICBRL | 8 | 8 | 2, 3 PCLKB | 2 ICLK | RIICa |
| 0008 8311h | RIIC0 | I ² C Bus Bit Rate High Register | ICBRH | 8 | 8 | 2, 3 PCLKB | 2 ICLK | RIICa |
| 0008 8312h | RIIC0 | I ² C Bus Transmit Data Register | ICDRT | 8 | 8 | 2, 3 PCLKB | 2 ICLK | RIICa |
| 0008 8313h | RIIC0 | I ² C Bus Receive Data Register | ICDRR | 8 | 8 | 2, 3 PCLKB | 2 ICLK | RIICa |
| 0008 8340h | RIIC2 | I ² C Bus Control Register 1 | ICCR1 | 8 | 8 | 2, 3 PCLKB | 2 ICLK | RIICa |
| 0008 8341h | RIIC2 | I ² C Bus Control Register 2 | ICCR2 | 8 | 8 | 2, 3 PCLKB | 2 ICLK | RIICa |
| 0008 8342h | RIIC2 | I ² C Bus Mode Register 1 | ICMR1 | 8 | 8 | 2, 3 PCLKB | 2 ICLK | RIICa |
| 0008 8343h | RIIC2 | I ² C Bus Mode Register 2 | ICMR2 | 8 | 8 | 2, 3 PCLKB | 2 ICLK | RIICa |
| 0008 8344h | RIIC2 | I ² C Bus Mode Register 3 | ICMR3 | 8 | 8 | 2, 3 PCLKB | 2 ICLK | RIICa |
| 0008 8345h | RIIC2 | I ² C Bus Function Enable Register | ICFER | 8 | 8 | 2, 3 PCLKB | 2 ICLK | RIICa |
| 0008 8346h | RIIC2 | I ² C Bus Status Enable Register | ICSER | 8 | 8 | 2, 3 PCLKB | 2 ICLK | RIICa |
| 0008 8347h | RIIC2 | I ² C Bus Interrupt Enable Register | ICIER | 8 | 8 | 2, 3 PCLKB | 2 ICLK | RIICa |
| 0008 8348h | RIIC2 | I ² C Bus Status Register 1 | ICSR1 | 8 | 8 | 2, 3 PCLKB | 2 ICLK | RIICa |
| 0008 8349h | RIIC2 | I ² C Bus Status Register 2 | ICSR2 | 8 | 8 | 2, 3 PCLKB | 2 ICLK | RIICa |
| 0008 834Ah | RIIC2 | Slave Address Register L0 | SARL0 | 8 | 8 | 2, 3 PCLKB | 2 ICLK | RIICa |
| 0008 834Bh | RIIC2 | Slave Address Register U0 | SARU0 | 8 | 8 | 2, 3 PCLKB | 2 ICLK | RIICa |
| 0008 834Ch | RIIC2 | Slave Address Register L1 | SARL1 | 8 | 8 | 2, 3 PCLKB | 2 ICLK | RIICa |
| 0008 834Dh | RIIC2 | Slave Address Register U1 | SARU1 | 8 | 8 | 2, 3 PCLKB | 2 ICLK | RIICa |
| 0008 834Eh | RIIC2 | Slave Address Register L2 | SARL2 | 8 | 8 | 2, 3 PCLKB | 2 ICLK | RIICa |
| 0008 834Fh | RIIC2 | Slave Address Register U2 | SARU2 | 8 | 8 | 2, 3 PCLKB | 2 ICLK | RIICa |
| 0008 8350h | RIIC2 | I ² C Bus Bit Rate Low Register | ICBRL | 8 | 8 | 2, 3 PCLKB | 2 ICLK | RIICa |
| 0008 8351h | RIIC2 | I ² C Bus Bit Rate High Register | ICBRH | 8 | 8 | 2, 3 PCLKB | 2 ICLK | RIICa |
| 0008 8352h | RIIC2 | I ² C Bus Transmit Data Register | ICDRT | 8 | 8 | 2, 3 PCLKB | 2 ICLK | RIICa |
| 0008 8353h | RIIC2 | I ² C Bus Receive Data Register | ICDRR | 8 | 8 | 2, 3 PCLKB | 2 ICLK | RIICa |
| 0008 8500h | MMCIF | Command Setting Register | CECMDSET | 32 | 32 | 2, 3 PCLKB | 2 ICLK | MMCIF |
| 0008 8508h | MMCIF | Argument Register | CEARG | 32 | 32 | 2, 3 PCLKB | 2 ICLK | MMCIF |
| 0008 850Ch | MMCIF | CMD12 Argument Register | CEARGCMD12 | 32 | 32 | 2, 3 PCLKB | 2 ICLK | MMCIF |

Table 4.1 List of I/O Registers (Address Order) (25 / 67)

| Address | Module Symbol | Register Name | Register Symbol | Number of Bits | Access Size | Number of Access Cycles | | Related Function |
|------------|---------------|----------------------------------|-----------------|----------------|-------------|-------------------------|-------------|------------------|
| | | | | | | ICLK ≥ PCLK | ICLK < PCLK | |
| 0008 A0E6h | SCI7 | Smart Card Mode Register | SCMR | 8 | 8 | 2, 3 PCLKB | 2 ICLK | SCIg, SCIh |
| 0008 A0E7h | SCI7 | Serial Extended Mode Register | SEMR | 8 | 8 | 2, 3 PCLKB | 2 ICLK | SCIg, SCIh |
| 0008 A0E8h | SCI7 | Noise Filter Setting Register | SNFR | 8 | 8 | 2, 3 PCLKB | 2 ICLK | SCIg, SCIh |
| 0008 A0E9h | SCI7 | I ² C Mode Register 1 | SIMR1 | 8 | 8 | 2, 3 PCLKB | 2 ICLK | SCIg, SCIh |
| 0008 A0EAh | SCI7 | I ² C Mode Register 2 | SIMR2 | 8 | 8 | 2, 3 PCLKB | 2 ICLK | SCIg, SCIh |
| 0008 A0EBh | SCI7 | I ² C Mode Register 3 | SIMR3 | 8 | 8 | 2, 3 PCLKB | 2 ICLK | SCIg, SCIh |
| 0008 A0EcH | SCI7 | I ² C Status Register | SISR | 8 | 8 | 2, 3 PCLKB | 2 ICLK | SCIg, SCIh |
| 0008 A0EDh | SCI7 | SPI Mode Register | SPMR | 8 | 8 | 2, 3 PCLKB | 2 ICLK | SCIg, SCIh |
| 0008 A0EEh | SCI7 | Transmit Data Register H | TDRH | 8 | 8 | 2, 3 PCLKB | 2 ICLK | SCIg, SCIh |
| 0008 A0EFh | SCI7 | Transmit Data Register L | TDRL | 8 | 8 | 2, 3 PCLKB | 2 ICLK | SCIg, SCIh |
| 0008 A0EEh | SCI7 | Transmit Data Register HL | TDRHL | 16 | 16 | 4, 5 PCLKB | 2 ICLK | SCIg, SCIh |
| 0008 A0F0h | SCI7 | Receive Data Register H | RDRH | 8 | 8 | 2, 3 PCLKB | 2 ICLK | SCIg, SCIh |
| 0008 A0F1h | SCI7 | Receive Data Register L | RDRL | 8 | 8 | 2, 3 PCLKB | 2 ICLK | SCIg, SCIh |
| 0008 A0F0h | SCI7 | Receive Data Register HL | RDRHL | 16 | 16 | 4, 5 PCLKB | 2 ICLK | SCIg, SCIh |
| 0008 A0F2h | SCI7 | Modulation Duty Register | MDDR | 8 | 8 | 2, 3 PCLKB | 2 ICLK | SCIg, SCIh |
| 0008 A500h | SSI0 | Control Register | SSICR | 32 | 32 | 2, 3 PCLKB | 2 ICLK | SSI |
| 0008 A504h | SSI0 | Status Register | SSISR | 32 | 32 | 2, 3 PCLKB | 2 ICLK | SSI |
| 0008 A510h | SSI0 | FIFO Control Register | SSIFCR | 32 | 32 | 2, 3 PCLKB | 2 ICLK | SSI |
| 0008 A514h | SSI0 | FIFO Status Register | SSIFSR | 32 | 32 | 2, 3 PCLKB | 2 ICLK | SSI |
| 0008 A518h | SSI0 | Transmit FIFO Data Register | SSIFTDR | 32 | 32 | 2, 3 PCLKB | 2 ICLK | SSI |
| 0008 A51Ch | SSI0 | Receive FIFO Data Register | SSIFRDR | 32 | 32 | 2, 3 PCLKB | 2 ICLK | SSI |
| 0008 A520h | SSI0 | TDM Mode Register | SSITDMR | 32 | 32 | 2, 3 PCLKB | 2 ICLK | SSI |
| 0008 A540h | SSI1 | Control Register | SSICR | 32 | 32 | 2, 3 PCLKB | 2 ICLK | SSI |
| 0008 A544h | SSI1 | Status Register | SSISR | 32 | 32 | 2, 3 PCLKB | 2 ICLK | SSI |
| 0008 A550h | SSI1 | FIFO Control Register | SSIFCR | 32 | 32 | 2, 3 PCLKB | 2 ICLK | SSI |
| 0008 A554h | SSI1 | FIFO Status Register | SSIFSR | 32 | 32 | 2, 3 PCLKB | 2 ICLK | SSI |
| 0008 A558h | SSI1 | Transmit FIFO Data Register | SSIFTDR | 32 | 32 | 2, 3 PCLKB | 2 ICLK | SSI |
| 0008 A55Ch | SSI1 | Receive FIFO Data Register | SSIFRDR | 32 | 32 | 2, 3 PCLKB | 2 ICLK | SSI |
| 0008 A560h | SSI1 | TDM Mode Register | SSITDMR | 32 | 32 | 2, 3 PCLKB | 2 ICLK | SSI |
| 0008 AC00h | SDHI | Command Register | SDCMD | 32 | 32 | 2 to 3 PCLKB | 2 ICLK | SDHI |
| 0008 AC08h | SDHI | Argument Register | SDARG | 32 | 32 | 2 to 3 PCLKB | 2 ICLK | SDHI |
| 0008 AC10h | SDHI | Data Stop Register | SDSTOP | 32 | 32 | 2 to 3 PCLKB | 2 ICLK | SDHI |
| 0008 AC14h | SDHI | Block Count Register | SDBLKCNT | 32 | 32 | 2 to 3 PCLKB | 2 ICLK | SDHI |
| 0008 AC18h | SDHI | Response Register 10 | SDRSP10 | 32 | 32 | 2 to 3 PCLKB | 2 ICLK | SDHI |
| 0008 AC20h | SDHI | Response Register 32 | SDRSP32 | 32 | 32 | 2 to 3 PCLKB | 2 ICLK | SDHI |
| 0008 AC28h | SDHI | Response Register 54 | SDRSP54 | 32 | 32 | 2 to 3 PCLKB | 2 ICLK | SDHI |
| 0008 AC30h | SDHI | Response Register 76 | SDRSP76 | 32 | 32 | 2 to 3 PCLKB | 2 ICLK | SDHI |
| 0008 AC38h | SDHI | SD Status Register 1 | SDSTS1 | 32 | 32 | 2 to 3 PCLKB | 2 ICLK | SDHI |
| 0008 AC3Ch | SDHI | SD Status Register 2 | SDSTS2 | 32 | 32 | 2 to 3 PCLKB | 2 ICLK | SDHI |
| 0008 AC40h | SDHI | SD Interrupt Mask Register 1 | SDIMSK1 | 32 | 32 | 2 to 3 PCLKB | 2 ICLK | SDHI |
| 0008 AC44h | SDHI | SD Interrupt Mask Register 2 | SDIMSK2 | 32 | 32 | 2 to 3 PCLKB | 2 ICLK | SDHI |

Table 4.1 List of I/O Registers (Address Order) (46 / 67)

| Address | Module Symbol | Register Name | Register Symbol | Number of Bits | Access Size | Number of Access Cycles | | Related Function |
|------------|---------------|---|-----------------|----------------|-------------|-------------------------|-------------|------------------|
| | | | | | | ICLK ≥ PCLK | ICLK < PCLK | |
| 000C 1201h | MTU4 | Timer Control Register | TCR | 8 | 8 | 5, 6 PCLKA | 2, 3 ICLK | MTU3a |
| 000C 1202h | MTU3 | Timer Mode Register 1 | TMDR1 | 8 | 8 | 5, 6 PCLKA | 2, 3 ICLK | MTU3a |
| 000C 1203h | MTU4 | Timer Mode Register 1 | TMDR1 | 8 | 8 | 5, 6 PCLKA | 2, 3 ICLK | MTU3a |
| 000C 1204h | MTU3 | Timer I/O Control Register H | TIORH | 8 | 8 | 5, 6 PCLKA | 2, 3 ICLK | MTU3a |
| 000C 1205h | MTU3 | Timer I/O Control Register L | TIORL | 8 | 8 | 5, 6 PCLKA | 2, 3 ICLK | MTU3a |
| 000C 1206h | MTU4 | Timer I/O Control Register H | TIORH | 8 | 8 | 5, 6 PCLKA | 2, 3 ICLK | MTU3a |
| 000C 1207h | MTU4 | Timer I/O Control Register L | TIORL | 8 | 8 | 5, 6 PCLKA | 2, 3 ICLK | MTU3a |
| 000C 1208h | MTU3 | Timer Interrupt Enable Register | TIER | 8 | 8 | 5, 6 PCLKA | 2, 3 ICLK | MTU3a |
| 000C 1209h | MTU4 | Timer Interrupt Enable Register | TIER | 8 | 8 | 5, 6 PCLKA | 2, 3 ICLK | MTU3a |
| 000C 120Ah | MTU | Timer Output Master Enable Register A | TOERA | 8 | 8 | 5, 6 PCLKA | 2, 3 ICLK | MTU3a |
| 000C 120Dh | MTU | Timer Gate Control Register A | TGCRA | 8 | 8 | 5, 6 PCLKA | 2, 3 ICLK | MTU3a |
| 000C 120Eh | MTU | Timer Output Control Register 1A | TOCR1A | 8 | 8 | 5, 6 PCLKA | 2, 3 ICLK | MTU3a |
| 000C 120Fh | MTU | Timer Output Control Register 2A | TOCR2A | 8 | 8 | 5, 6 PCLKA | 2, 3 ICLK | MTU3a |
| 000C 1210h | MTU3 | Timer Counter | TCNT | 16 | 16 | 5, 6 PCLKA | 2, 3 ICLK | MTU3a |
| 000C 1212h | MTU4 | Timer Counter | TCNT | 16 | 16 | 5, 6 PCLKA | 2, 3 ICLK | MTU3a |
| 000C 1214h | MTU | Timer Cycle Data Register A | TCDRA | 16 | 16 | 5, 6 PCLKA | 2, 3 ICLK | MTU3a |
| 000C 1216h | MTU | Timer Dead Time Data Register A | TDDRA | 16 | 16 | 5, 6 PCLKA | 2, 3 ICLK | MTU3a |
| 000C 1218h | MTU3 | Timer General Register A | TGRA | 16 | 16 | 5, 6 PCLKA | 2, 3 ICLK | MTU3a |
| 000C 121Ah | MTU3 | Timer General Register B | TGRB | 16 | 16 | 5, 6 PCLKA | 2, 3 ICLK | MTU3a |
| 000C 121Ch | MTU4 | Timer General Register A | TGRA | 16 | 16 | 5, 6 PCLKA | 2, 3 ICLK | MTU3a |
| 000C 121Eh | MTU4 | Timer General Register B | TGRB | 16 | 16 | 5, 6 PCLKA | 2, 3 ICLK | MTU3a |
| 000C 1220h | MTU | Timer Subcounter A | TCNTSA | 16 | 16 | 5, 6 PCLKA | 2, 3 ICLK | MTU3a |
| 000C 1222h | MTU | Timer Cycle Buffer Register A | TCBRA | 16 | 16 | 5, 6 PCLKA | 2, 3 ICLK | MTU3a |
| 000C 1224h | MTU3 | Timer General Register C | TGRC | 16 | 16 | 5, 6 PCLKA | 2, 3 ICLK | MTU3a |
| 000C 1226h | MTU3 | Timer General Register D | TGRD | 16 | 16 | 5, 6 PCLKA | 2, 3 ICLK | MTU3a |
| 000C 1228h | MTU4 | Timer General Register C | TGRC | 16 | 16 | 5, 6 PCLKA | 2, 3 ICLK | MTU3a |
| 000C 122Ah | MTU4 | Timer General Register D | TGRD | 16 | 16 | 5, 6 PCLKA | 2, 3 ICLK | MTU3a |
| 000C 122Ch | MTU3 | Timer Status Register | TSR | 8 | 8 | 5, 6 PCLKA | 2, 3 ICLK | MTU3a |
| 000C 122Dh | MTU4 | Timer Status Register | TSR | 8 | 8 | 5, 6 PCLKA | 2, 3 ICLK | MTU3a |
| 000C 1230h | MTU | Timer Interrupt Skipping Set Register 1A | TITCR1A | 8 | 8 | 5, 6 PCLKA | 2, 3 ICLK | MTU3a |
| 000C 1231h | MTU | Timer Interrupt Skipping Counter 1A | TITCNT1A | 8 | 8 | 5, 6 PCLKA | 2, 3 ICLK | MTU3a |
| 000C 1232h | MTU | Timer Buffer Transfer Set Register A | TBTERA | 8 | 8 | 5, 6 PCLKA | 2, 3 ICLK | MTU3a |
| 000C 1234h | MTU | Timer Dead Time Enable Register A | TDERA | 8 | 8 | 5, 6 PCLKA | 2, 3 ICLK | MTU3a |
| 000C 1236h | MTU | Timer Output Level Buffer Register A | TOLBRA | 8 | 8 | 5, 6 PCLKA | 2, 3 ICLK | MTU3a |
| 000C 1238h | MTU3 | Timer Buffer Operation Transfer Mode Register | TBTM | 8 | 8 | 5, 6 PCLKA | 2, 3 ICLK | MTU3a |
| 000C 1239h | MTU4 | Timer Buffer Operation Transfer Mode Register | TBTM | 8 | 8 | 5, 6 PCLKA | 2, 3 ICLK | MTU3a |
| 000C 123Ah | MTU | Timer Interrupt Skipping Mode Register A | TITMRA | 8 | 8 | 5, 6 PCLKA | 2, 3 ICLK | MTU3a |
| 000C 123Bh | MTU | Timer Interrupt Skipping Set Register 2A | TITCR2A | 8 | 8 | 5, 6 PCLKA | 2, 3 ICLK | MTU3a |
| 000C 123Ch | MTU | Timer Interrupt Skipping Counter 2A | TITCNT2A | 8 | 8 | 5, 6 PCLKA | 2, 3 ICLK | MTU3a |
| 000C 1240h | MTU4 | Timer A/D Converter Start Request Control Register | TADCR | 16 | 16 | 5, 6 PCLKA | 2, 3 ICLK | MTU3a |
| 000C 1244h | MTU4 | Timer A/D Converter Start Request Cycle Set Register A | TADCORA | 16 | 16 | 5, 6 PCLKA | 2, 3 ICLK | MTU3a |
| 000C 1246h | MTU4 | Timer A/D Converter Start Request Cycle Set Register B | TADCORB | 16 | 16 | 5, 6 PCLKA | 2, 3 ICLK | MTU3a |
| 000C 1248h | MTU4 | Timer A/D Converter Start Request Cycle Set Buffer Register A | TADCOBRA | 16 | 16 | 5, 6 PCLKA | 2, 3 ICLK | MTU3a |
| 000C 124Ah | MTU4 | Timer A/D Converter Start Request Cycle Set Buffer Register B | TADCOBRB | 16 | 16 | 5, 6 PCLKA | 2, 3 ICLK | MTU3a |
| 000C 124Ch | MTU3 | Timer Control Register 2 | TCR2 | 8 | 8 | 5, 6 PCLKA | 2, 3 ICLK | MTU3a |
| 000C 124Dh | MTU4 | Timer Control Register 2 | TCR2 | 8 | 8 | 5, 6 PCLKA | 2, 3 ICLK | MTU3a |
| 000C 1260h | MTU | Timer Waveform Control Register A | TWCRA | 8 | 8 | 5, 6 PCLKA | 2, 3 ICLK | MTU3a |

Table 4.1 List of I/O Registers (Address Order) (54 / 67)

| Address | Module Symbol | Register Name | Register Symbol | Number of Bits | Access Size | Number of Access Cycles | | Related Function |
|------------|---------------|--|-----------------|----------------|-------------|-------------------------|---------------|------------------|
| | | | | | | ICLK ≥ PCLK | ICLK < PCLK | |
| 000C 4328h | EPTPC | Timer Cycle Setting Register 2 | TMCYCR2 | 32 | 32 | 8 to 43 PCLKA | 2 to 22 ICLK | EPTPCa |
| 000C 432Ch | EPTPC | Timer Pulse Width Setting Register 2 | TMPLSR2 | 32 | 32 | 8 to 43 PCLKA | 2 to 22 ICLK | EPTPCa |
| 000C 4330h | EPTPC | Timer Start Time Setting Register | TMSTTRU3 | 32 | 32 | 8 to 43 PCLKA | 2 to 22 ICLK | EPTPCa |
| 000C 4334h | EPTPC | Timer Start Time Setting Register | TMSTTRL3 | 32 | 32 | 8 to 43 PCLKA | 2 to 22 ICLK | EPTPCa |
| 000C 4338h | EPTPC | Timer Cycle Setting Register 3 | TMCYCR3 | 32 | 32 | 8 to 43 PCLKA | 2 to 22 ICLK | EPTPCa |
| 000C 433Ch | EPTPC | Timer Pulse Width Setting Register 3 | TMPLSR3 | 32 | 32 | 8 to 43 PCLKA | 2 to 22 ICLK | EPTPCa |
| 000C 4340h | EPTPC | Timer Start Time Setting Register | TMSTTRU4 | 32 | 32 | 8 to 43 PCLKA | 2 to 22 ICLK | EPTPCa |
| 000C 4344h | EPTPC | Timer Start Time Setting Register | TMSTTRL4 | 32 | 32 | 8 to 43 PCLKA | 2 to 22 ICLK | EPTPCa |
| 000C 4348h | EPTPC | Timer Cycle Setting Register 4 | TMCYCR4 | 32 | 32 | 8 to 43 PCLKA | 2 to 22 ICLK | EPTPCa |
| 000C 434Ch | EPTPC | Timer Pulse Width Setting Register 4 | TMPLSR4 | 32 | 32 | 8 to 43 PCLKA | 2 to 22 ICLK | EPTPCa |
| 000C 4350h | EPTPC | Timer Start Time Setting Register | TMSTTRU5 | 32 | 32 | 8 to 43 PCLKA | 2 to 22 ICLK | EPTPCa |
| 000C 4354h | EPTPC | Timer Start Time Setting Register | TMSTTRL5 | 32 | 32 | 8 to 43 PCLKA | 2 to 22 ICLK | EPTPCa |
| 000C 4358h | EPTPC | Timer Cycle Setting Register 5 | TMCYCR5 | 32 | 32 | 8 to 43 PCLKA | 2 to 22 ICLK | EPTPCa |
| 000C 435Ch | EPTPC | Timer Pulse Width Setting Register 5 | TMPLSR5 | 32 | 32 | 8 to 43 PCLKA | 2 to 22 ICLK | EPTPCa |
| 000C 437Ch | EPTPC | Timer Start Register | TMSTARTR | 32 | 32 | 8 to 43 PCLKA | 2 to 22 ICLK | EPTPCa |
| 000C 4400h | EPTPC | PRC-TC Status Register | PRSR | 32 | 32 | 9, 10 PCLKA | 2 to 5 ICLK | EPTPCa |
| 000C 4404h | EPTPC | PRC-TC Status Notification Permission Register | PRIPR | 32 | 32 | 9, 10 PCLKA | 2 to 5 ICLK | EPTPCa |
| 000C 4410h | EPTPC | Channel 0 Local MAC Address Register | PRMACRU0 | 32 | 32 | 9, 10 PCLKA | 2 to 5 ICLK | EPTPCa |
| 000C 4414h | EPTPC | Channel 0 Local MAC Address Register | PRMACRL0 | 32 | 32 | 9, 10 PCLKA | 2 to 5 ICLK | EPTPCa |
| 000C 4418h | EPTPC | Channel 1 Local MAC Address Register | PRMACRU1 | 32 | 32 | 9, 10 PCLKA | 2 to 5 ICLK | EPTPCa |
| 000C 441Ch | EPTPC | Channel 1 Local MAC Address Register | PRMACRL1 | 32 | 32 | 9, 10 PCLKA | 2 to 5 ICLK | EPTPCa |
| 000C 4420h | EPTPC | Packet Transmission Control Register | TRNDISR | 32 | 32 | 9, 10 PCLKA | 2 to 5 ICLK | EPTPCa |
| 000C 4430h | EPTPC | Relay Mode Register | TRNMR | 32 | 32 | 9, 10 PCLKA | 2 to 5 ICLK | EPTPCa |
| 000C 4434h | EPTPC | Cut-Through Transfer Start Threshold Register | TRNCTTDR | 32 | 32 | 9, 10 PCLKA | 2 to 5 ICLK | EPTPCa |
| 000C 4800h | EPTPC 0 | SYNFP Status Register | SYSR | 32 | 32 | 9 to 211 PCLKA | 2 to 106 ICLK | EPTPCa |
| 000C 4804h | EPTPC 0 | SYNFP Status Notification Permission Register | SYIPR | 32 | 32 | 9 to 211 PCLKA | 2 to 106 ICLK | EPTPCa |
| 000C 4810h | EPTPC 0 | SYNFP MAC Address Register | SYMACRU | 32 | 32 | 9 to 211 PCLKA | 2 to 106 ICLK | EPTPCa |
| 000C 4814h | EPTPC 0 | SYNFP MAC Address Register | SYMACRL | 32 | 32 | 9 to 211 PCLKA | 2 to 106 ICLK | EPTPCa |
| 000C 4818h | EPTPC 0 | SYNFP LLC-CTL Value Register | SYLLCCTRL | 32 | 32 | 9 to 211 PCLKA | 2 to 106 ICLK | EPTPCa |
| 000C 481Ch | EPTPC 0 | SYNFP Local IP Address Register | SYIPADDR | 32 | 32 | 9 to 211 PCLKA | 2 to 106 ICLK | EPTPCa |
| 000C 4840h | EPTPC 0 | SYNFP Specification Version Setting Register | SYSPVRR | 32 | 32 | 9 to 211 PCLKA | 2 to 106 ICLK | EPTPCa |
| 000C 4844h | EPTPC 0 | SYNFP Domain Number Setting Register | SYDOMR | 32 | 32 | 9 to 211 PCLKA | 2 to 106 ICLK | EPTPCa |
| 000C 4850h | EPTPC 0 | Announce Message Flag Field Setting Register | ANFR | 32 | 32 | 9 to 211 PCLKA | 2 to 106 ICLK | EPTPCa |
| 000C 4854h | EPTPC 0 | Sync Message Flag Field Setting Register | SYNFR | 32 | 32 | 9 to 211 PCLKA | 2 to 106 ICLK | EPTPCa |
| 000C 4858h | EPTPC 0 | Delay_Req Message Flag Field Setting Register | DYRQFR | 32 | 32 | 9 to 211 PCLKA | 2 to 106 ICLK | EPTPCa |
| 000C 485Ch | EPTPC 0 | Delay_Resp Message Flag Field Setting Register | DYRPFR | 32 | 32 | 9 to 211 PCLKA | 2 to 106 ICLK | EPTPCa |
| 000C 4860h | EPTPC 0 | SYNFP Local Clock ID Registers | SYCIDRU | 32 | 32 | 9 to 211 PCLKA | 2 to 106 ICLK | EPTPCa |
| 000C 4864h | EPTPC 0 | SYNFP Local Clock ID Registers | SYCIDRL | 32 | 32 | 9 to 211 PCLKA | 2 to 106 ICLK | EPTPCa |
| 000C 4868h | EPTPC 0 | SYNFP Local Port Number Register | SYPNUMR | 32 | 32 | 9 to 211 PCLKA | 2 to 106 ICLK | EPTPCa |
| 000C 4880h | EPTPC 0 | SYNFP Register Value Load Directive Register | SYRVLDR | 32 | 32 | 9 to 211 PCLKA | 2 to 106 ICLK | EPTPCa |




**Figure 5.25 SDRAM Space Multiple Read Bus Timing**

Table 5.29 GPT Timing

Conditions: VCC = AVCC0 = AVCC1 = VCC_USB = V_{BATT} = 2.7 to 3.6 V, 2.7 ≤ VREFH0 ≤ AVCC0,
 VCC_USBA = AVCC_USBA = 3.0 to 3.6 V,
 VSS = AVSS0 = AVSS1 = VREFL0 = VSS_USB = VSS1_USBA = VSS2_USBA = PVSS_USB = AVSS_USBA = 0 V,
 PCLKA = 8 to 120 MHz, PCLKB = 8 to 60 MHz, T_a = T_{opr}
 Output load conditions: V_{OH} = VCC × 0.5, V_{OL} = VCC × 0.5, C = 30 pF
 High-drive output is selected by the driving ability control register.

| Item | | Symbol | Min. | Max. | Unit*1 | Test Conditions | |
|------|------------------------------------|---------------------|--------------------|------|--------|--------------------|-------------|
| GPT | Input capture input pulse width | Single-edge setting | t _{GTCW} | 3 | — | t _{PAcyc} | Figure 5.41 |
| | | | | 5 | — | | |
| | External trigger input pulse width | Single-edge setting | t _{OTETW} | 1.5 | — | t _{PAcyc} | Figure 5.42 |
| | | | | 2.5 | — | | |

Note 1. t_{PAcyc}: PCLKA cycle

**Figure 5.41 GPT Input Capture Input Timing****Figure 5.42 GPT External Trigger Input Timing**




Figure 5.51 RSPI Timing (Slave, CPHA = 0) and Simple SPI Timing (Slave, CKPH = 1)




Figure 5.52 RSPI Timing (Slave, CPHA = 1) and Simple SPI Timing (Slave, CKPH = 0)




Figure 5.56 RIIC Bus Interface Input/Output Timing and Simple IIC Bus Interface Input/Output Timing




Figure 5.92 Boundary Scan Input/Output Timing




Figure B 176-Pin LFBGA (PLBG0176GA-A)




Figure E 144-Pin LQFP (PLQP0144KA-A)