

Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"

##### Details

|                            |   |
|----------------------------|---|
| Product Status             | Discontinued at Digi-Key  |
| Core Processor             | RXv2  |
| Core Size                  | 32-Bit Single-Core  |
| Speed                      | 240MHz  |
| Connectivity               | CANbus, EBI/EMI, Ethernet, I <sup>2</sup> C, MMC/SD, QSPI, SCI, SPI, SSI, USB OTG   |
| Peripherals                | DMA, LVD, POR, PWM, WDT   |
| Number of I/O              | 78  |
| Program Memory Size        | 4MB (4M x 8)  |
| Program Memory Type        | FLASH   |
| EEPROM Size                | 64K x 8   |
| RAM Size                   | 512K x 8  |
| Voltage - Supply (Vcc/Vdd) | 2.7V ~ 3.6V   |
| Data Converters            | A/D 8x12b, 14x12b; D/A 1x12   |
| Oscillator Type            | Internal  |
| Operating Temperature      | -40°C ~ 85°C (TA)   |
| Mounting Type              | Surface Mount   |
| Package / Case             | 100-LQFP  |
| Supplier Device Package    | 100-LFQFP (14x14)   |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f571mlgdfp-30">https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f571mlgdfp-30</a> |

**Table 1.1 Outline of Specifications (4/10)**

| Classification              | Module/Function                        | Description  |
|-----------------------------|--|--|
| Event link controller (ELC) |  | <ul style="list-style-type: none"> <li>Event signals such as interrupt request signals can be interlinked with the operation of functions such as timer counting, eliminating the need for intervention by the CPU to control the functions.</li> <li>119 internal event signals can be freely combined for interlinked operation with connected functions.</li> <li>Event signals from peripheral modules can be used to change the states of output pins (of ports B and E).</li> <li>Changes in the states of pins (of ports B and E) being used as inputs can be interlinked with the operation of peripheral modules.</li> </ul>  |
| Timers                      | 16-bit timer pulse unit (TPUa)         | <ul style="list-style-type: none"> <li>(16 bits × 6 channels) × 1 unit</li> <li>Maximum of 16 pulse-input/output possible</li> <li>Select from among seven or eight counter-input clock signals for each channel</li> <li>Input capture/output compare function</li> <li>Output of PWM waveforms in up to 15 phases in PWM mode</li> <li>Support for buffered operation, phase-counting mode (two phase encoder input) and cascade-connected operation (32 bits × 2 channels) depending on the channel.</li> <li>PPG output trigger can be generated</li> <li>Capable of generating conversion start triggers for the A/D converters</li> <li>Digital filtering of signals from the input capture pins</li> <li>Event linking by the ELC</li> </ul>  |
| Timers                      | Multifunction timer pulse unit (MTU3a) | <ul style="list-style-type: none"> <li>9 channels (16 bits × 8 channels, 32 bits × 1 channel)</li> <li>Maximum of 16 pulse-input/output and 3 pulse-input possible</li> <li>Select from among 13 counter-input clock signals for each channel (PCLKA/1, PCLKA/2, PCLKA/4, PCLKA/8, PCLKA/16, PCLKA/32, PCLKA/64, PCLKA/256, PCLKA/1024, MTCLKA, MTCLKB, MTCLKC, MTCLKD)</li> <li>11 of the signals are available for channels 1, 3 and 4, 12 are available for channel 2, and 9 are available for channels 5 to 8.</li> <li>Input capture function</li> <li>39 output compare/input capture registers</li> <li>Counter clear operation (synchronous clearing by compare match/input capture)</li> <li>Simultaneous writing to multiple timer counters (TCNT)</li> <li>Simultaneous register input/output by synchronous counter operation</li> <li>Buffered operation</li> <li>Support for cascade-connected operation</li> <li>43 interrupt sources</li> <li>Automatic transfer of register data</li> <li>Pulse output mode<br/>Toggle/PWM/complementary PWM/reset-synchronized PWM</li> <li>Complementary PWM output mode<br/>Outputs non-overlapping waveforms for controlling 3-phase inverters<br/>Automatic specification of dead times<br/>PWM duty cycle: Selectable as any value from 0% to 100%<br/>Delay can be applied to requests for A/D conversion.<br/>Non-generation of interrupt requests at peak or trough values of counters can be selected.<br/>Double buffer configuration</li> <li>Reset synchronous PWM mode<br/>Three phases of positive and negative PWM waveforms can be output with desired duty cycles.</li> <li>Phase-counting mode: 16-bit mode (channels 1 and 2); 32-bit mode (channels 1 and 2)</li> <li>Counter functionality for dead-time compensation</li> <li>Generation of triggers for A/D converter conversion</li> <li>A/D converter start triggers can be skipped</li> <li>Digital filter function for signals on the input capture and external counter clock pins</li> <li>PPG output trigger can be generated</li> <li>Event linking by the ELC</li> </ul> |
|                             | Port output enable 3 (POE3a)           | <ul style="list-style-type: none"> <li>Control of the high-impedance state of the MTU3/GPT's waveform output pins</li> <li>5 pins for input from signal sources: POE0, POE4, POE8, POE10, POE11</li> <li>Initiation on detection of short-circuited outputs (detection of simultaneous PWM output to the active level)</li> <li>Initiation by oscillation-stoppage detection or software</li> <li>Additional programming of output control target pins is enabled</li> </ul>   |

## 1.5 Pin Assignments

Figure 1.3 to Figure 1.9 show the pin assignments. Table 1.5 to Table 1.10 show the lists of pins and pin functions.

|    | A      | B   | C      | D   | E  | F      | G        | H    | J     | K   | L   | M   | N         | P         | R         |           |         |   |
|----|--------|-----|--------|-----|--|--------|----------|------|-------|-----|-----|-----|-----------|-----------|-----------|-----------|---------|---|
| 15 | PE2    | PE3 | P70    | P65 | P67  | VSS    | VCC      | PG7  | PA6   | PB0 | P72 | PB4 | VSS       | VCC       | PC1       | 15        |         |   |
| 14 | PE1    | PE0 | VSS    | PE7 | PG3  | PA0    | PA1      | PA2  | PA7   | VCC | PB1 | PB5 | P73       | P75       | P74       | 14        |         |   |
| 13 | P63    | P64 | PE4    | VCC | PG2  | PG4    | PG6      | PA3  | VSS   | P71 | PB3 | PB7 | PC0       | PC2       | P76       | 13        |         |   |
| 12 | P60    | VSS | P62    | PE5 | PE6  | P66    | PG5      | PA4  | PA5   | PB2 | PB6 | P77 | PC3       | PC4       | P80       | 12        |         |   |
| 11 | PD6    | PG1 | VCC    | P61 | RX71M Group<br>PTLG0177KA-A<br>(177-Pin TFLGA)<br>(Upper Perspective View) |        |          |      |       |     |     |     | P81       | P82       | PC6       | VCC       | 11      |   |
| 10 | P97    | PD4 | PG0    | PD7 |  |        |          |      |       |     |     |     | PC5       | PC7       | P83       | VSS       | 10      |   |
| 9  | VCC    | P96 | PD3    | PD5 |  |        |          |      |       |     |     |     | P50       | P51       | P52       | P53       | 9       |   |
| 8  | P94    | PD1 | PD2    | VSS |  |        |          |      |       |     |     |     | VCC_USBA  | VSS1_USBA | P10       | P11       | 8       |   |
| 7  | VSS    | P92 | PD0    | P95 |  |        |          |      |       |     |     |     | USBA_RREF | VSS2_USBA | USBA_DM   | USBA_DP   | 7       |   |
| 6  | VCC    | P91 | P90    | P93 |  |        |          |      |       |     |     |     | AVCC_USBA | VSS_USB   | AVSS_USBA | PVSS_USBA | 6       |   |
| 5  | P46    | P47 | P45    | P44 | NC   |        |          |      |       |     |     |     |           | VCC_USB   | P12       | USB0_DP   | USB0_DM | 5 |
| 4  | P42    | P41 | P43    | P00 | VSS  | BSCANP | PF4      | P35  | PF3   | PF1 | P25 | P86 | P15       | P14       | P13       | 4         |         |   |
| 3  | VREFL0 | P40 | VREFH0 | P03 | PF5  | PJ3    | MD/FINED | RES# | P34   | PF2 | PF0 | P24 | P22       | P87       | P16       | 3         |         |   |
| 2  | AVCC0  | P07 | AVCC1  | P02 | EMLE   | VCL    | XCOUNT   | VSS  | VCC   | P32 | P30 | P26 | P23       | P17       | P20       | 2         |         |   |
| 1  | AVSS0  | P05 | AVSS1  | P01 | PJ5  | VBATT  | XCIN     | XTAL | EXTAL | P33 | P31 | P27 | VCC       | VSS       | P21       | 1         |         |   |
|    | A      | B   | C      | D   | E  | F      | G        | H    | J     | K   | L   | M   | N         | P         | R         |           |         |   |

Note: This figure indicates the power supply pins and I/O port pins. For the pin configuration, see Table 1.5, List of Pin and Pin Functions (177-Pin TFLGA, 176-Pin LFBGA).

Figure 1.3 Pin Assignment (177-Pin TFLGA)

|    | A     | B      | C      | D   | E   | F      | G        | H       | J       | K   | L   | M       | N       |    |
|----|-------|--------|--------|-----|---|--------|----------|---------|---------|-----|-----|---------|---------|----|
| 13 | PE3   | PE4    | VSS    | PE6 | P67   | PA2    | PA4      | PA7     | PB1     | PB5 | VSS | VCC     | P74     | 13 |
| 12 | PE1   | PE2    | P70    | PE5 | P65   | PA1    | VCC      | PB0     | PB2     | PB6 | P73 | PC1     | P75     | 12 |
| 11 | P62   | P61    | PE0    | VCC | P66   | VSS    | PA6      | P71     | PB4     | PB7 | PC2 | PC0     | PC3     | 11 |
| 10 | VSS   | VCC    | P63    | PE7 | PA0   | PA3    | PA5      | P72     | PB3     | P76 | PC4 | P77     | P82     | 10 |
| 9  | PD6   | PD4    | PD7    | P64 | RX71M Group<br>PTLG0145KA-A<br>(145-Pin TFLGA)<br>(Upper Perspective<br>View) |        |          |         |         | P80 | PC5 | P81     | PC7     | 9  |
| 8  | PD2   | PD0    | PD3    | P60 |   |        |          |         |         | VCC | P83 | PC6     | VSS     | 8  |
| 7  | P92   | P91    | PD1    | PD5 |   |        |          |         |         | P51 | P52 | P50     | P55     | 7  |
| 6  | P90   | P47    | VSS    | P93 |   |        |          |         |         | P53 | P56 | VSS_USB | USB0_DM | 6  |
| 5  | P45   | P43    | P46    | VCC | P44   | P54    | P13      | VCC_USB | USB0_DM | 5   |     |         |         |    |
| 4  | P42   | VREFL0 | P41    | P01 | EMLE  | VBATT  | BSCANP   | P35     | P30     | P15 | P24 | P12     | P14     | 4  |
| 3  | P40   | P05    | VREFH0 | P03 | PJ5   | PJ3    | MD/FINED | VSS     | P32     | P31 | P16 | P86     | P87     | 3  |
| 2  | P07   | AVCC0  | P02    | PF5 | VCL   | XCOUNT | RES#     | VCC     | P33     | P26 | P23 | P17     | P20     | 2  |
| 1  | AVSS0 | AVCC1  | AVSS1  | P00 | VSS   | XCIN   | XTAL     | EXTAL   | P34     | P27 | P25 | P22     | P21     | 1  |
|    | A     | B      | C      | D   | E   | F      | G        | H       | J       | K   | L   | M       | N       |    |

Note: This figure indicates the power supply pins and I/O port pins. For the pin configuration, see Table 1.7, List of Pin and Pin Functions (145-Pin TFLGA).

**Figure 1.6 Pin Assignment (145-Pin TFLGA)**

**Table 1.5 List of Pin and Pin Functions (177-Pin TFLGA, 176-Pin LFBGA) (4/7)**

| Pin Number<br>177-Pin<br>TFLGA<br>176-Pin<br>LFBGA | Power Supply<br>Clock System<br>Control | I/O Port | Bus<br>EXDMAC<br>SDRAMC | Timer<br>(MTU, GPT, TPU,<br>TMR, PPG, RTC,<br>CMTW, POE, CAC)   | Communication<br>(ETHERC, SCIG,<br>SCIh, RSPI, I2C,<br>CAN, USB, SSI) | Memory Interface<br>Camera Interface<br>(QSPI, SDHI,<br>MMCIF, PDC) | Interrupt | S12ADC,<br>R12DA |
|--|---|----------|-------------------------|---|---|---|-----------|------------------|
| J14  |   | PA7      | A7                      | TIOCB2/PO23   | MISOA-B/<br>ET0_WOL   |   |           |                  |
| J15  |   | PA6      | A6                      | MTIC5V/MTCLKB/<br>GTETRG-C/TIOCA2/<br>TMCI3/PO22/POE10#         | CTS5#/RTS5#/SS5#/<br>MOSIA-B/<br>ET0_EXOUT                            |   |           |                  |
| K1   |   | P33      | EDREQ1                  | MTIOC0D/TIOCD0/<br>TMRI3/PO11/POE4#/<br>POE11#                  | RXD6/RXD0/<br>SMISO6/<br>SMISO0/SSCL6/<br>SSCL0/CRX0                  | PCK0  | IRQ3-DS   |                  |
| K2   |   | P32      |                         | MTIOC0C/TIOCC0/<br>TMO3/PO10/<br>RTCOUT/RTCIC2/<br>POE0#/POE10# | TXD6/TXD0/<br>SMOSI6/SMOSI0/<br>SSDA6/SSDA0/<br>CTX0/<br>USB0_VBUSEN  | VSYNC   | IRQ2-DS   |                  |
| K3   | TDI                                     | PF2      |                         |   | RXD1/SMISO1/<br>SSCL1   |   |           |                  |
| K4   | TCK                                     | PF1      |                         |   | SCK1  |   |           |                  |
| K12  |   | PB2      | A10                     | TIOCC3/TCLKC/<br>PO26   | CTS4#/RTS4#/CTS6#/<br>RTS6#/SS4#/SS6#/<br>ET0_RX_CLK/<br>REF50CK0     |   |           |                  |
| K13  |   | P71      | A18/CS1#                |   | ET0_MDIO  |   |           |                  |
| K14  | VCC                                     |          |                         |   |   |   |           |                  |
| K15  |   | PB0      | A8                      | MTIC5W/TIOCA3/<br>PO24  | RXD4/RXD6/SMISO4/<br>SMISO6/SSCL4/<br>SSCL6/ET0_ERXD1/<br>RMII0_RXD1  |   | IRQ12     |                  |
| L1   |   | P31      |                         | MTIOC4D/TMCI2/<br>PO9/RTCIC1                                    | CTS1#/RTS1#/<br>SS1#/ET1_MDC/<br>SSLB0-A                              |   | IRQ1-DS   |                  |
| L2   |   | P30      |                         | MTIOC4B/TMRI3/<br>PO8/RTCIC0/POE8#                              | RXD1/SMISO1/<br>SSCL1/ET1_MDIO/<br>MISOB-A                            |   | IRQ0-DS   |                  |
| L3   | TDO                                     | PF0      |                         |   | TXD1/SMOSI1/<br>SSDA1   |   |           |                  |
| L4   |   | P25      | CS5#/<br>EDACK1         | MTIOC4C/MTCLKB/<br>TIOCA4/PO5                                   | RXD3/SMISO3/<br>SSCL3/<br>SSIDATA1                                    | H SYNC  |           | ADTRG0#          |
| L12  |   | PB6      | A14                     | MTIOC3D/TIOCA5/<br>PO30   | RXD9/ET0_ERXD1/<br>RMII0_TXD1   |   |           |                  |
| L13  |   | PB3      | A11                     | MTIOC0A/MTIOC4A/<br>TIOCD3/TCLKD/<br>TMO0/PO27/POE11#           | SCK4/SCK6/<br>ET0_RX_ER/<br>RMII0_RX_ER                               |   |           |                  |
| L14  |   | PB1      | A9                      | MTIOC0C/MTIOC4C/<br>TIOCB3/TMCI0/PO25                           | TXD4/TXD6/SMOSI4/<br>SMOSI6/SSDA4/<br>SSDA6/ET0_ERXD0/<br>RMII0_RXD0  |   | IRQ4-DS   |                  |
| L15  |   | P72      | A19/CS2#                |   | ET0_MDC   |   |           |                  |
| M1   |   | P27      | CS7#                    | MTIOC2B/TMCI3/PO7   | SCK1/ET1_WOL/<br>RSPIKB-A   |   |           |                  |
| M2   |   | P26      | CS6#                    | MTIOC2A/TMO1/PO6  | TXD1/CTS3#/<br>RTS3#/SMOSI1/<br>SS3#/SSDA1/<br>ET1_EXOUT/<br>MISOB-A  |   |           |                  |
| M3   |   | P24      | CS4#/<br>EDREQ1         | MTIOC4A/MTCLKA/<br>TIOCB4/TMRI1/PO4                             | SCK3/<br>USB0_VBUSEN/<br>SSISCK1                                      | PIXCLK  |           |                  |
| M4   |   | P86      |                         | MTIOC4D/<br>GTIOC2B-B/TIOCA0                                    | RXD10   | PIXD1   |           |                  |

**Table 1.8 List of Pin and Pin Functions (144-Pin LQFP) (2/5)**

| Pin Number<br>144-Pin LQFP | Power Supply<br>Clock System Control | I/O Port | Bus<br>EXDMAC<br>SDRAMC | Timer<br>(MTU, GPT, TPU,<br>TMR, PPG, RTC,<br>CMTW, POE, CAC)                  | Communication<br>(ETHERC, SCIG,<br>SCH, RSPI, RIIC,<br>CAN, USB, SSI)                              | Memory Interface<br>Camera Interface<br>(QSPI, SDHI,<br>MMCIF, PDC) | Interrupt | S12ADC,<br>R12DA |
|----------------------------|--------------------------------------|----------|-------------------------|--|--|---|-----------|------------------|
| 36                         |                                      | P21      |                         | MTIOC1B/MTIOC4A/<br>GTIOC2A-B/TIOCA3/<br>TMCI0/PO1                             | RXD0/SMISO0/<br>SSCL0/<br>USB0_EXICEN/<br>SSIWS0   | PIXD5   | IRQ9      |                  |
| 37                         |                                      | P20      |                         | MTIOC1A/TIOCB3/<br>TMRI0/PO0   | TXD0/SMOSI0/<br>SSDA0/USB0_ID/<br>SSIRXD0  | PIXD4   | IRQ8      |                  |
| 38                         |                                      | P17      |                         | MTIOC3A/MTIOC3B/<br>MTIOC4B/<br>GTIOC0B-B/TIOCB0/<br>TCLKD/TMO1/PO15/<br>POE8# | SCK1/TXD3/SMOSI3/<br>SSDA3/SDA2-DS/<br>SSITXD0   | PIXD3   | IRQ7      | ADTRG1#          |
| 39                         |                                      | P87      |                         | MTIOC4C/<br>GTIOC1B-B/TIOCA2   | TXD10  | PIXD2   |           |                  |
| 40                         |                                      | P16      |                         | MTIOC3C/MTIOC3D/<br>TIOCB1/TCLKC/<br>TMO2/PO14/<br>RTCOUT                      | TXD1/RXD3/SMOSI1/<br>SMISO3/SSDA1/<br>SSCL3/SCL2-DS/<br>USB0_VBUS/<br>USB0_VBUSEN/<br>USB0_OVRCURB |   | IRQ6      | ADTRG0#          |
| 41                         |                                      | P86      |                         | MTIOC4D/<br>GTIOC2B-B/TIOCA0   | RXD10  | PIXD1   |           |                  |
| 42                         |                                      | P15      |                         | MTIOC0B/MTCLKB/<br>GTETRG-B/TIOCB2/<br>TCLKB/TMCI2/PO13                        | RXD1/SCK3/SMISO1/<br>SSCL1/CRX1-DS/<br>SSIWS1  | PIXD0   | IRQ5      |                  |
| 43                         |                                      | P14      |                         | MTIOC3A/MTCLKA/<br>TIOCB5/TCLKA/<br>TMRI2/PO15                                 | CTS1#/RTS1#/SS1#/<br>CTX1/<br>USB0_OVRCURA   |   | IRQ4      |                  |
| 44                         |                                      | P13      |                         | MTIOC0B/TIOCA5/<br>TMO3/PO13   | TXD2/SMOSI2/<br>SSDA2/SDA0[FM+]  |   | IRQ3      | ADTRG1#          |
| 45                         |                                      | P12      |                         | TMC1   | RXD2/SMISO2/<br>SSCL2/SCL0[FM+]  |   | IRQ2      |                  |
| 46                         | VCC_USB                              |          |                         |  |  |   |           |                  |
| 47                         |                                      |          |                         |  | USB0_DM  |   |           |                  |
| 48                         |                                      |          |                         |  | USB0_DP  |   |           |                  |
| 49                         | VSS_USB                              |          |                         |  |  |   |           |                  |
| 50                         |                                      | P56      | EDACK1                  | MTIOC3C/TIOCA1   |  |   |           |                  |
| 51                         | TRDATA3                              | P55      | WAIT#/<br>EDREQ0        | MTIOC4D/TMO3   | CRX1/ET0_EXOUT   |   | IRQ10     |                  |
| 52                         | TRDATA2                              | P54      | ALE/EDACK0              | MTIOC4B/TMCI1  | CTS2#/RTS2#/SS2#/<br>CTX1/ET0_LINKSTA  |   |           |                  |
| 53                         |                                      | P53      | BCLK                    |  |  |   |           |                  |
| 54                         |                                      | P52      | RD#                     |  | RXD2/SMISO2/<br>SSCL2/SSLB3-A  |   |           |                  |
| 55                         |                                      | P51      | WR1#/BC1#/<br>WAIT#     |  | SCK2/SSLB2-A   |   |           |                  |
| 56                         |                                      | P50      | WR0#/WR#                |  | TXD2/SMOSI2/<br>SSDA2/SSLB1-A  |   |           |                  |
| 57                         | VSS                                  |          |                         |  |  |   |           |                  |
| 58                         | TRCLK                                | P83      | EDACK1                  | MTIOC4C/<br>GTIOC0A-D  | CTS10#/ET0_CRS/<br>RMIIO_CRS_DV/<br>SCK10  |   |           |                  |
| 59                         | VCC                                  |          |                         |  |  |   |           |                  |
| 60                         | UB                                   | PC7      | A23/CS0#                | MTIOC3A/MTCLKB/<br>GTIOC3A-D/TMO2/<br>TOC0/PO31/CACREF                         | TXD8/MISOA-A/<br>ET0_COL   | MMC_D7-A  | IRQ14     |                  |
| 61                         |                                      | PC6      | A22/CS1#                | MTIOC3C/MTCLKA/<br>GTIOC3B-D/TMCI2/<br>TIC0/PO30                               | RXD8/MOSIA-A/<br>ET0_ETXD3   | MMC_D6-A  | IRQ13     |                  |

## 2. CPU

Figure 2.1 shows register set of the CPU.




Figure 2.1 Register Set of the CPU

- Longword-size I/O registers

```

MOV.L #SFR_ADDR, R1
MOV.L #SFR_DATA, [R1]
CMP [R1].L, R1
;; Next process

```

If multiple registers are written to and a subsequent instruction should be executed after the write operations are entirely completed, only read the I/O register that was last written to and execute the operation using the value; it is not necessary to read or execute operation for all the registers that were written to.

### (3) Number of Access Cycles to I/O Registers

For the number of I/O register access cycles, refer to section [Table 4.1, List of I/O Registers \(Address Order\)](#). The number of access cycles to I/O registers is obtained by following equation.\*1

Number of access cycles to I/O registers = Number of bus cycles for internal main bus 1 +  
 Number of divided clock synchronization cycles +  
 Number of bus cycles for internal peripheral busses 1 to 6

The number of bus cycles of internal peripheral bus 1 to 6 differs according to the register to be accessed.

When peripheral functions connected to internal peripheral bus 2 to 6 or registers for the external bus control unit (except for bus error related registers) are accessed, the number of divided clock synchronization cycles is added.

The number of divided clock synchronization cycles differs depending on the frequency ratio between ICLK and PCLK (or FCLK, BCLK) or bus access timing.

In the peripheral function unit, when the frequency ratio of ICLK is equal to or greater than that of PCLK (or FCLK), the sum of the number of bus cycles for internal main bus 1 and the number of the divided clock synchronization cycles will be one cycle of PCLK (or FCLK) at a maximum. Therefore, one PCLK (or FCLK) has been added to the number of access states shown in [Table 4.1](#).

When the frequency ratio of ICLK is lower than that of PCLK (or FCLK), the subsequent bus access is started from the ICLK cycle following the completion of the access to the peripheral functions. Therefore, the access cycles are described on an ICLK basis.

In the external bus control unit, the sum of the number of bus cycles for internal main bus 1 and the number of divided clock synchronization cycles will be one cycle of BCLK at a maximum. Therefore, one BCLK is added to the number of access cycles shown in [Table 4.1](#).

**Note 1.** This applies to the number of cycles when the access from the CPU does not conflict with the instruction fetching to the external memory or bus access from the different bus master (DMAC or DTC).

### (4) Notes on Sleep Mode and Mode Transitions

During sleep mode or mode transitions, do not write to the registers related to system control (indicated by 'SYSTEM' in the Module Symbol column in [Table 4.1, List of I/O Registers \(Address Order\)](#)).

### (5) Restrictions in Relation to RMPA and String-Manipulation Instructions

The allocation of data to be handled by RMPA or string-manipulation instructions to I/O registers is prohibited, and operation is not guaranteed if this restriction is not observed.

**Table 4.1 List of I/O Registers (Address Order) (5 / 67)**

| Address    | Module Symbol | Register Name                              | Register Symbol | Number of Bits | Access Size | Number of Access Cycles |             | Related Function |
|------------|---------------|--|-----------------|----------------|-------------|-------------------------|-------------|------------------|
|            |               |  |                 |                |             | ICLK ≥ PCLK             | ICLK < PCLK |                  |
| 0008 2804h | EXDMA_C0      | EXDMA Destination Address Register         | EDMDAR          | 32             | 32          | 1, 2 BCLK               |             | EXDMAC_a         |
| 0008 2808h | EXDMA_C0      | EXDMA Transfer Count Register              | EDMCRA          | 32             | 32          | 1, 2 BCLK               |             | EXDMAC_a         |
| 0008 280Ch | EXDMA_C0      | EXDMA Block Transfer Count Register        | EDMCRB          | 16             | 16          | 1, 2 BCLK               |             | EXDMAC_a         |
| 0008 2810h | EXDMA_C0      | EXDMA Transfer Mode Register               | EDMTMD          | 16             | 16          | 1, 2 BCLK               |             | EXDMAC_a         |
| 0008 2812h | EXDMA_C0      | EXDMA Output Setting Register              | EDMOMD          | 8              | 8           | 1, 2 BCLK               |             | EXDMAC_a         |
| 0008 2813h | EXDMA_C0      | EXDMA Interrupt Setting Register           | EDMINT          | 8              | 8           | 1, 2 BCLK               |             | EXDMAC_a         |
| 0008 2814h | EXDMA_C0      | EXDMA Address Mode Register                | EDMAMD          | 32             | 32          | 1, 2 BCLK               |             | EXDMAC_a         |
| 0008 2818h | EXDMA_C0      | EXDMA Offset Register                      | EDMOFR          | 32             | 32          | 1, 2 BCLK               |             | EXDMAC_a         |
| 0008 281Ch | EXDMA_C0      | EXDMA Transfer Enable Register             | EDMCNT          | 8              | 8           | 1, 2 BCLK               |             | EXDMAC_a         |
| 0008 281Dh | EXDMA_C0      | EXDMA Software Start Register              | EDMREQ          | 8              | 8           | 1, 2 BCLK               |             | EXDMAC_a         |
| 0008 281Eh | EXDMA_C0      | EXDMA Status Register                      | EDMSTS          | 8              | 8           | 1, 2 BCLK               |             | EXDMAC_a         |
| 0008 2820h | EXDMA_C0      | EXDMA External Request Sense Mode Register | EDMRMD          | 8              | 8           | 1, 2 BCLK               |             | EXDMAC_a         |
| 0008 2821h | EXDMA_C0      | EXDMA External Request Flag Register       | EDMERF          | 8              | 8           | 1, 2 BCLK               |             | EXDMAC_a         |
| 0008 2822h | EXDMA_C0      | EXDMA Peripheral Request Flag Register     | EDMPRF          | 8              | 8           | 1, 2 BCLK               |             | EXDMAC_a         |
| 0008 2840h | EXDMA_C1      | EXDMA Source Address Register              | EDMSAR          | 32             | 32          | 1, 2 BCLK               |             | EXDMAC_a         |
| 0008 2844h | EXDMA_C1      | EXDMA Destination Address Register         | EDMDAR          | 32             | 32          | 1, 2 BCLK               |             | EXDMAC_a         |
| 0008 2848h | EXDMA_C1      | EXDMA Transfer Count Register              | EDMCRA          | 32             | 32          | 1, 2 BCLK               |             | EXDMAC_a         |
| 0008 284Ch | EXDMA_C1      | EXDMA Block Transfer Count Register        | EDMCRB          | 16             | 16          | 1, 2 BCLK               |             | EXDMAC_a         |
| 0008 2850h | EXDMA_C1      | EXDMA Transfer Mode Register               | EDMTMD          | 16             | 16          | 1, 2 BCLK               |             | EXDMAC_a         |
| 0008 2852h | EXDMA_C1      | EXDMA Output Setting Register              | EDMOMD          | 8              | 8           | 1, 2 BCLK               |             | EXDMAC_a         |
| 0008 2853h | EXDMA_C1      | EXDMA Interrupt Setting Register           | EDMINT          | 8              | 8           | 1, 2 BCLK               |             | EXDMAC_a         |
| 0008 2854h | EXDMA_C1      | EXDMA Address Mode Register                | EDMAMD          | 32             | 32          | 1, 2 BCLK               |             | EXDMAC_a         |
| 0008 285Ch | EXDMA_C1      | EXDMA Transfer Enable Register             | EDMCNT          | 8              | 8           | 1, 2 BCLK               |             | EXDMAC_a         |
| 0008 285Dh | EXDMA_C1      | EXDMA Software Start Register              | EDMREQ          | 8              | 8           | 1, 2 BCLK               |             | EXDMAC_a         |
| 0008 285Eh | EXDMA_C1      | EXDMA Status Register                      | EDMSTS          | 8              | 8           | 1, 2 BCLK               |             | EXDMAC_a         |
| 0008 2860h | EXDMA_C1      | EXDMA External Request Sense Mode Register | EDMRMD          | 8              | 8           | 1, 2 BCLK               |             | EXDMAC_a         |
| 0008 2861h | EXDMA_C1      | EXDMA External Request Flag Register       | EDMERF          | 8              | 8           | 1, 2 BCLK               |             | EXDMAC_a         |
| 0008 2862h | EXDMA_C1      | EXDMA Peripheral Request Flag Register     | EDMPRF          | 8              | 8           | 1, 2 BCLK               |             | EXDMAC_a         |
| 0008 2A00h | EXDMA_C       | EXDMA Module Start Register                | EDMAST          | 8              | 8           | 1, 2 BCLK               |             | EXDMAC_a         |
| 0008 2BE0h | EXDMA_C       | Cluster Buffer Register 0                  | CLSBR0          | 32             | 32          | 1, 2 BCLK               |             | EXDMAC_a         |
| 0008 2BE4h | EXDMA_C       | Cluster Buffer Register 1                  | CLSBR1          | 32             | 32          | 1, 2 BCLK               |             | EXDMAC_a         |

**Table 4.1 List of I/O Registers (Address Order) (11 / 67)**

| Address    | Module Symbol | Register Name   | Register Symbol | Number of Bits | Access Size | Number of Access Cycles |             | Related Function |
|------------|---------------|---|-----------------|----------------|-------------|-------------------------|-------------|------------------|
|            |               |   |                 |                |             | ICLK ≥ PCLK             | ICLK < PCLK |                  |
| 0008 77C9h | ICU           | Software Configurable Interrupt B Select Register 201 | SLIBR201        | 8              | 8           | 2 ICLK to 1 PCLKB       | 2 ICLK      | ICUA             |
| 0008 77CAh | ICU           | Software Configurable Interrupt B Select Register 202 | SLIBR202        | 8              | 8           | 2 ICLK to 1 PCLKB       | 2 ICLK      | ICUA             |
| 0008 77CBh | ICU           | Software Configurable Interrupt B Select Register 203 | SLIBR203        | 8              | 8           | 2 ICLK to 1 PCLKB       | 2 ICLK      | ICUA             |
| 0008 77CCh | ICU           | Software Configurable Interrupt B Select Register 204 | SLIBR204        | 8              | 8           | 2 ICLK to 1 PCLKB       | 2 ICLK      | ICUA             |
| 0008 77CDh | ICU           | Software Configurable Interrupt B Select Register 205 | SLIBR205        | 8              | 8           | 2 ICLK to 1 PCLKB       | 2 ICLK      | ICUA             |
| 0008 77CEh | ICU           | Software Configurable Interrupt B Select Register 206 | SLIBR206        | 8              | 8           | 2 ICLK to 1 PCLKB       | 2 ICLK      | ICUA             |
| 0008 77CFh | ICU           | Software Configurable Interrupt B Select Register 207 | SLIBR207        | 8              | 8           | 2 ICLK to 1 PCLKB       | 2 ICLK      | ICUA             |
| 0008 7830h | ICU           | Group AL0 Interrupt Request Register                  | GRPAL0          | 32             | 32          | 2 ICLK to 1 PCLKA       | 2 ICLK      | ICUA             |
| 0008 7834h | ICU           | Group AL1 Interrupt Request Register                  | GRPAL1          | 32             | 32          | 2 ICLK to 1 PCLKA       | 2 ICLK      | ICUA             |
| 0008 7870h | ICU           | Group AL0 Interrupt Request Enable Register           | GENAL0          | 32             | 32          | 2 ICLK to 1 PCLKA       | 2 ICLK      | ICUA             |
| 0008 7874h | ICU           | Group AL1 Interrupt Request Enable Register           | GENAL1          | 32             | 32          | 2 ICLK to 1 PCLKA       | 2 ICLK      | ICUA             |
| 0008 7900h | ICU           | Software Configurable Interrupt A Request Register 0  | PIAR0           | 8              | 8           | 2 ICLK to 1 PCLKA       | 2 ICLK      | ICUA             |
| 0008 7901h | ICU           | Software Configurable Interrupt A Request Register 1  | PIAR1           | 8              | 8           | 2 ICLK to 1 PCLKA       | 2 ICLK      | ICUA             |
| 0008 7902h | ICU           | Software Configurable Interrupt A Request Register 2  | PIAR2           | 8              | 8           | 2 ICLK to 1 PCLKA       | 2 ICLK      | ICUA             |
| 0008 7903h | ICU           | Software Configurable Interrupt A Request Register 3  | PIAR3           | 8              | 8           | 2 ICLK to 1 PCLKA       | 2 ICLK      | ICUA             |
| 0008 7904h | ICU           | Software Configurable Interrupt A Request Register 4  | PIAR4           | 8              | 8           | 2 ICLK to 1 PCLKA       | 2 ICLK      | ICUA             |
| 0008 7905h | ICU           | Software Configurable Interrupt A Request Register 5  | PIAR5           | 8              | 8           | 2 ICLK to 1 PCLKA       | 2 ICLK      | ICUA             |
| 0008 7906h | ICU           | Software Configurable Interrupt A Request Register 6  | PIAR6           | 8              | 8           | 2 ICLK to 1 PCLKA       | 2 ICLK      | ICUA             |
| 0008 7907h | ICU           | Software Configurable Interrupt A Request Register 7  | PIAR7           | 8              | 8           | 2 ICLK to 1 PCLKA       | 2 ICLK      | ICUA             |
| 0008 7908h | ICU           | Software Configurable Interrupt A Request Register 8  | PIAR8           | 8              | 8           | 2 ICLK to 1 PCLKA       | 2 ICLK      | ICUA             |
| 0008 7909h | ICU           | Software Configurable Interrupt A Request Register 9  | PIAR9           | 8              | 8           | 2 ICLK to 1 PCLKA       | 2 ICLK      | ICUA             |
| 0008 790Ah | ICU           | Software Configurable Interrupt A Request Register A  | PIARA           | 8              | 8           | 2 ICLK to 1 PCLKA       | 2 ICLK      | ICUA             |
| 0008 790Bh | ICU           | Software Configurable Interrupt A Request Register B  | PIARB           | 8              | 8           | 2 ICLK to 1 PCLKA       | 2 ICLK      | ICUA             |
| 0008 79D0h | ICU           | Software Configurable Interrupt A Select Register 208 | SLIAR208        | 8              | 8           | 2 ICLK to 1 PCLKA       | 2 ICLK      | ICUA             |
| 0008 79D1h | ICU           | Software Configurable Interrupt A Select Register 209 | SLIAR209        | 8              | 8           | 2 ICLK to 1 PCLKA       | 2 ICLK      | ICUA             |
| 0008 79D2h | ICU           | Software Configurable Interrupt A Select Register 210 | SLIAR210        | 8              | 8           | 2 ICLK to 1 PCLKA       | 2 ICLK      | ICUA             |
| 0008 79D3h | ICU           | Software Configurable Interrupt A Select Register 211 | SLIAR211        | 8              | 8           | 2 ICLK to 1 PCLKA       | 2 ICLK      | ICUA             |
| 0008 79D4h | ICU           | Software Configurable Interrupt A Select Register 212 | SLIAR212        | 8              | 8           | 2 ICLK to 1 PCLKA       | 2 ICLK      | ICUA             |
| 0008 79D5h | ICU           | Software Configurable Interrupt A Select Register 213 | SLIAR213        | 8              | 8           | 2 ICLK to 1 PCLKA       | 2 ICLK      | ICUA             |
| 0008 79D6h | ICU           | Software Configurable Interrupt A Select Register 214 | SLIAR214        | 8              | 8           | 2 ICLK to 1 PCLKA       | 2 ICLK      | ICUA             |
| 0008 79D7h | ICU           | Software Configurable Interrupt A Select Register 215 | SLIAR215        | 8              | 8           | 2 ICLK to 1 PCLKA       | 2 ICLK      | ICUA             |
| 0008 79D8h | ICU           | Software Configurable Interrupt A Select Register 216 | SLIAR216        | 8              | 8           | 2 ICLK to 1 PCLKA       | 2 ICLK      | ICUA             |
| 0008 79D9h | ICU           | Software Configurable Interrupt A Select Register 217 | SLIAR217        | 8              | 8           | 2 ICLK to 1 PCLKA       | 2 ICLK      | ICUA             |
| 0008 79DAh | ICU           | Software Configurable Interrupt A Select Register 218 | SLIAR218        | 8              | 8           | 2 ICLK to 1 PCLKA       | 2 ICLK      | ICUA             |
| 0008 79DBh | ICU           | Software Configurable Interrupt A Select Register 219 | SLIAR219        | 8              | 8           | 2 ICLK to 1 PCLKA       | 2 ICLK      | ICUA             |

**Table 4.1 List of I/O Registers (Address Order) (27 / 67)**

| Address    | Module Symbol | Register Name                                 | Register Symbol | Number of Bits | Access Size | Number of Access Cycles |             | Related Function |
|------------|---------------|---|-----------------|----------------|-------------|-------------------------|-------------|------------------|
|            |               |   |                 |                |             | ICLK ≥ PCLK             | ICLK < PCLK |                  |
| 0008 B123h | ELC           | Port Group Setting Register 1                 | PGR1            | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | ELC              |
| 0008 B124h | ELC           | Port Group Setting Register 2                 | PGR2            | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | ELC              |
| 0008 B125h | ELC           | Port Group Control Register 1                 | PGC1            | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | ELC              |
| 0008 B126h | ELC           | Port Group Control Register 2                 | PGC2            | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | ELC              |
| 0008 B127h | ELC           | Port Buffer Register 1                        | PDBF1           | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | ELC              |
| 0008 B128h | ELC           | Port Buffer Register 2                        | PDBF2           | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | ELC              |
| 0008 B129h | ELC           | Event Link Port Setting Register 0            | PEL0            | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | ELC              |
| 0008 B12Ah | ELC           | Event Link Port Setting Register 1            | PEL1            | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | ELC              |
| 0008 B12Bh | ELC           | Event Link Port Setting Register 2            | PEL2            | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | ELC              |
| 0008 B12Ch | ELC           | Event Link Port Setting Register 3            | PEL3            | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | ELC              |
| 0008 B12Dh | ELC           | Event Link Software Event Generation Register | ELSEGR          | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | ELC              |
| 0008 B131h | ELC           | Event Link Setting Register 33                | ELSR33          | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | ELC              |
| 0008 B133h | ELC           | Event Link Setting Register 35                | ELSR35          | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | ELC              |
| 0008 B134h | ELC           | Event Link Setting Register 36                | ELSR36          | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | ELC              |
| 0008 B135h | ELC           | Event Link Setting Register 37                | ELSR37          | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | ELC              |
| 0008 B136h | ELC           | Event Link Setting Register 38                | ELSR38          | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | ELC              |
| 0008 B139h | ELC           | Event Link Setting Register 41                | ELSR41          | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | ELC              |
| 0008 B13Ah | ELC           | Event Link Setting Register 42                | ELSR42          | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | ELC              |
| 0008 B13Bh | ELC           | Event Link Setting Register 43                | ELSR43          | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | ELC              |
| 0008 B13Ch | ELC           | Event Link Setting Register 44                | ELSR44          | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | ELC              |
| 0008 B13Dh | ELC           | Event Link Setting Register 45                | ELSR45          | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | ELC              |
| 0008 B13Fh | ELC           | Event Link Option Setting Register F          | ELOPF           | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | ELC              |
| 0008 B141h | ELC           | Event Link Option Setting Register H          | ELOPH           | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | ELC              |
| 0008 B142h | ELC           | Event Link Option Setting Register I          | ELOPI           | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | ELC              |
| 0008 B143h | ELC           | Event Link Option Setting Register J          | ELOPJ           | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | ELC              |
| 0008 B300h | SCI12         | Serial Mode Register                          | SMR             | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | SCIh             |
| 0008 B301h | SCI12         | Bit Rate Register                             | BRR             | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | SCIh             |
| 0008 B302h | SCI12         | Serial Control Register                       | SCR             | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | SCIh             |
| 0008 B303h | SCI12         | Transmit Data Register                        | TDR             | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | SCIh             |
| 0008 B304h | SCI12         | Serial Status Register                        | SSR             | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | SCIh             |
| 0008 B305h | SCI12         | Receive Data Register                         | RDR             | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | SCIh             |
| 0008 B306h | SCI12         | Smart Card Mode Register                      | SCMR            | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | SCIh             |
| 0008 B307h | SCI12         | Serial Extended Mode Register                 | SEMR            | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | SCIh             |
| 0008 B308h | SCI12         | Noise Filter Setting Register                 | SNFR            | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | SCIh             |
| 0008 B309h | SCI12         | I <sup>2</sup> C Mode Register 1              | SIMR1           | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | SCIh             |
| 0008 B30Ah | SCI12         | I <sup>2</sup> C Mode Register 2              | SIMR2           | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | SCIh             |
| 0008 B30Bh | SCI12         | I <sup>2</sup> C Mode Register 3              | SIMR3           | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | SCIh             |
| 0008 B30Ch | SCI12         | I <sup>2</sup> C Status Register              | SISR            | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | SCIh             |
| 0008 B30Dh | SCI12         | SPI Mode Register                             | SPMR            | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | SCIh             |
| 0008 B30Eh | SCI12         | Transmit Data Register H                      | TDRH            | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | SCIh             |
| 0008 B30Fh | SCI12         | Transmit Data Register L                      | TDRL            | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | SCIh             |
| 0008 B30Eh | SCI12         | Transmit Data Register HL                     | TDRHL           | 16             | 16          | 4, 5 PCLKB              | 2 ICLK      | SCIg,<br>SCIh    |
| 0008 B310h | SCI12         | Receive Data Register H                       | RDRH            | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | SCIh             |
| 0008 B311h | SCI12         | Receive Data Register L                       | RDRL            | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | SCIh             |
| 0008 B310h | SCI12         | Receive Data Register HL                      | RDRHL           | 16             | 16          | 4, 5 PCLKB              | 2 ICLK      | SCIg,<br>SCIh    |
| 0008 B312h | SCI12         | Modulation Duty Register                      | MDDR            | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | SCIh             |
| 0008 B320h | SCI12         | Extended Serial Module Enable Register        | ESMER           | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | SCIh             |
| 0008 B321h | SCI12         | Control Register 0                            | CR0             | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | SCIh             |
| 0008 B322h | SCI12         | Control Register 1                            | CR1             | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | SCIh             |

**Table 4.1 List of I/O Registers (Address Order) (36 / 67)**

| Address                  | Module Symbol | Register Name                            | Register Symbol | Number of Bits | Access Size | Number of Access Cycles |             | Related Function |
|--------------------------|---------------|--|-----------------|----------------|-------------|-------------------------|-------------|------------------|
|                          |               |  |                 |                |             | ICLK ≥ PCLK             | ICLK < PCLK |                  |
| 0008 C4C4h               | POE3          | Input Level Control/Status Register 2    | ICSR2           | 16             | 16          | 2, 3 PCLKB              | 2 ICLK      | POE3             |
| 0008 C4C6h               | POE3          | Output Level Control/Status Register 2   | OCSR2           | 16             | 16          | 2, 3 PCLKB              | 2 ICLK      | POE3             |
| 0008 C4C8h               | POE3          | Input Level Control/Status Register 3    | ICSR3           | 16             | 16          | 2, 3 PCLKB              | 2 ICLK      | POE3             |
| 0008 C4CAh               | POE3          | Software Port Output Enable Register     | SPOER           | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | POE3             |
| 0008 C4CBh               | POE3          | Port Output Enable Control Register 1    | POECR1          | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | POE3             |
| 0008 C4CCh               | POE3          | Port Output Enable Control Register 2    | POECR2          | 16             | 16          | 2, 3 PCLKB              | 2 ICLK      | POE3             |
| 0008 C4CEh               | POE3          | Port Output Enable Control Register 3    | POECR3          | 16             | 16          | 2, 3 PCLKB              | 2 ICLK      | POE3             |
| 0008 C4D0h               | POE3          | Port Output Enable Control Register 4    | POECR4          | 16             | 16          | 2, 3 PCLKB              | 2 ICLK      | POE3             |
| 0008 C4D2h               | POE3          | Port Output Enable Control Register 5    | POECR5          | 16             | 16          | 2, 3 PCLKB              | 2 ICLK      | POE3             |
| 0008 C4D4h               | POE3          | Port Output Enable Control Register 6    | POECR6          | 16             | 16          | 2, 3 PCLKB              | 2 ICLK      | POE3             |
| 0008 C4D6h               | POE3          | Input Level Control/Status Register 4    | ICSR4           | 16             | 16          | 2, 3 PCLKB              | 2 ICLK      | POE3             |
| 0008 C4D8h               | POE3          | Input Level Control/Status Register 5    | ICSR5           | 16             | 16          | 2, 3 PCLKB              | 2 ICLK      | POE3             |
| 0008 C4DAh               | POE3          | Active Level Setting Register 1          | ALR1            | 16             | 16          | 2, 3 PCLKB              | 2 ICLK      | POE3             |
| 0008 C4DCh               | POE3          | Input Level Control/Status Register 6    | ICSR6           | 16             | 16          | 2, 3 PCLKB              | 2 ICLK      | POE3             |
| 0008 C4E0h               | POE3          | GPT0 Pin Select Register                 | G0SELR          | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | POE3             |
| 0008 C4E1h               | POE3          | GPT1 Pin Select Register                 | G1SELR          | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | POE3             |
| 0008 C4E2h               | POE3          | GPT2 Pin Select Register                 | G2SELR          | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | POE3             |
| 0008 C4E3h               | POE3          | GPT3 Pin Select Register                 | G3SELR          | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | POE3             |
| 0008 C4E4h               | POE3          | MTU0 Pin Select Register 1               | M0SELR1         | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | POE3             |
| 0008 C4E5h               | POE3          | MTU0 Pin Select Register 2               | M0SELR2         | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | POE3             |
| 0008 C4E6h               | POE3          | MTU3 Pin Select Register                 | M3SELR          | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | POE3             |
| 0008 C4E7h               | POE3          | MTU4 Pin Select Register 1               | M4SELR1         | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | POE3             |
| 0008 C4E8h               | POE3          | MTU4 Pin Select Register 2               | M4SELR2         | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | POE3             |
| 0008 C4E9h               | POE3          | MTU/GPT Pin Select Register              | MGSELR          | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | POE3             |
| 0008 C500h               | TEMPS         | Temperature Sensor Control Register      | TSCR            | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | TEMPS            |
| 0008 C5C0h               | DA            | D/A A/D Synchronous Unit Select Register | DAADUSR         | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | R12DA            |
| 0009 0200h to 0009 03Fh  | CAN0          | Mailbox Registers 0 to 31                | MB0 to 31       | 128            | 8, 16, 32   | 2, 3 PCLKB              | 2 ICLK      | CAN              |
| 0009 0400h to 0009 041Fh | CAN0          | Mask Registers 0 to 7                    | MKR0 to 7       | 32             | 8, 16, 32   | 2, 3 PCLKB              | 2 ICLK      | CAN              |
| 0009 0420h               | CAN0          | FIFO Received ID Compare Register 0      | FIDCR0          | 32             | 8, 16, 32   | 2, 3 PCLKB              | 2 ICLK      | CAN              |
| 0009 0424h               | CAN0          | FIFO Received ID Compare Register 1      | FIDCR1          | 32             | 8, 16, 32   | 2, 3 PCLKB              | 2 ICLK      | CAN              |
| 0009 0428h               | CAN0          | Mask Invalid Register                    | MKIVLR          | 32             | 8, 16, 32   | 2, 3 PCLKB              | 2 ICLK      | CAN              |
| 0009 042Ch               | CAN0          | Mailbox Interrupt Enable Register        | MIER            | 32             | 8, 16, 32   | 2, 3 PCLKB              | 2 ICLK      | CAN              |
| 0009 0820h to 0009 083Fh | CAN0          | Message Control Registers 0 to 31        | MCTL0 to 31     | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | CAN              |
| 0009 0840h               | CAN0          | Control Register                         | CTLR            | 16             | 8, 16       | 2, 3 PCLKB              | 2 ICLK      | CAN              |
| 0009 0842h               | CAN0          | Status Register                          | STR             | 16             | 8, 16       | 2, 3 PCLKB              | 2 ICLK      | CAN              |
| 0009 0844h               | CAN0          | Bit Configuration Register               | BCR             | 32             | 8, 16, 32   | 2, 3 PCLKB              | 2 ICLK      | CAN              |
| 0009 0848h               | CAN0          | Receive FIFO Control Register            | RFCR            | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | CAN              |
| 0009 0849h               | CAN0          | Receive FIFO Pointer Control Register    | RFPCR           | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | CAN              |
| 0009 084Ah               | CAN0          | Transmit FIFO Control Register           | TFCR            | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | CAN              |
| 0009 084Bh               | CAN0          | Transmit FIFO Pointer Control Register   | TFPCR           | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | CAN              |
| 0009 084Ch               | CAN0          | Error Interrupt Enable Register          | EIER            | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | CAN              |
| 0009 084Dh               | CAN0          | Error Interrupt Factor Judge Register    | EIFR            | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | CAN              |
| 0009 084Eh               | CAN0          | Receive Error Count Register             | RECR            | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | CAN              |
| 0009 084Fh               | CAN0          | Transmit Error Count Register            | TECR            | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | CAN              |
| 0009 0850h               | CAN0          | Error Code Store Register                | ECSR            | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | CAN              |
| 0009 0851h               | CAN0          | Channel Search Support Register          | CSSR            | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | CAN              |

**Table 4.1 List of I/O Registers (Address Order) (39 / 67)**

| Address    | Module Symbol | Register Name                     | Register Symbol | Number of Bits | Access Size | Number of Access Cycles |   | Related Function |
|------------|---------------|-----------------------------------|-----------------|----------------|-------------|-------------------------|---|------------------|
|            |               |                                   |                 |                |             | ICLK ≥ PCLK             | ICLK < PCLK   |                  |
| 000A 001Ch | USB0          | D1FIFO Port Register              | D1FIFO          | 16             | 8, 16       | 3, 4 PCLKB              | 2 ICLK  | USBb             |
| 000A 0020h | USB0          | CFIFO Port Select Register        | CFIFOSEL        | 16             | 16          | 3, 4 PCLKB              | 2 ICLK  | USBb             |
| 000A 0022h | USB0          | CFIFO Port Control Register       | CFIFOCTR        | 16             | 16          | 3, 4 PCLKB              | 2 ICLK  | USBb             |
| 000A 0028h | USB0          | D0FIFO Port Select Register       | D0FIFOSEL       | 16             | 16          | 3, 4 PCLKB              | 2 ICLK  | USBb             |
| 000A 002Ah | USB0          | D0FIFO Port Control Register      | D0FIFOCTR       | 16             | 16          | 3, 4 PCLKB              | 2 ICLK  | USBb             |
| 000A 002Ch | USB0          | D1FIFO Port Select Register       | D1FIFOSEL       | 16             | 16          | 3, 4 PCLKB              | 2 ICLK  | USBb             |
| 000A 002Eh | USB0          | D1FIFO Port Control Register      | D1FIFOCTR       | 16             | 16          | 3, 4 PCLKB              | 2 ICLK  | USBb             |
| 000A 0030h | USB0          | Interrupt Enable Register 0       | INTENB0         | 16             | 16          | 9 PCLKB or more         | Frequency with 1 + 9 × (frequency ratio of ICLK/PCLKB) <sup>5</sup> | USBb             |
| 000A 0032h | USB0          | Interrupt Enable Register 1       | INTENB1         | 16             | 16          | 9 PCLKB or more         | Frequency with 1 + 9 × (frequency ratio of ICLK/PCLKB) <sup>5</sup> | USBb             |
| 000A 0036h | USB0          | BRDY Interrupt Enable Register    | BRDYENB         | 16             | 16          | 9 PCLKB or more         | Frequency with 1 + 9 × (frequency ratio of ICLK/PCLKB) <sup>5</sup> | USBb             |
| 000A 0038h | USB0          | NRDY Interrupt Enable Register    | NRDYENB         | 16             | 16          | 9 PCLKB or more         | Frequency with 1 + 9 × (frequency ratio of ICLK/PCLKB) <sup>5</sup> | USBb             |
| 000A 003Ah | USB0          | BEMP Interrupt Enable Register    | BEMPENB         | 16             | 16          | 9 PCLKB or more         | Frequency with 1 + 9 × (frequency ratio of ICLK/PCLKB) <sup>5</sup> | USBb             |
| 000A 003Ch | USB0          | SOF Output Configuration Register | SOFCFG          | 16             | 16          | 9 PCLKB or more         | Frequency with 1 + 9 × (frequency ratio of ICLK/PCLKB) <sup>5</sup> | USBb             |
| 000A 0040h | USB0          | Interrupt Status Register 0       | INTSTS0         | 16             | 16          | 9 PCLKB or more         | Frequency with 1 + 9 × (frequency ratio of ICLK/PCLKB) <sup>5</sup> | USBb             |
| 000A 0042h | USB0          | Interrupt Status Register 1       | INTSTS1         | 16             | 16          | 9 PCLKB or more         | Frequency with 1 + 9 × (frequency ratio of ICLK/PCLKB) <sup>5</sup> | USBb             |
| 000A 0046h | USB0          | BRDY Interrupt Status Register    | BRDYSTS         | 16             | 16          | 9 PCLKB or more         | Frequency with 1 + 9 × (frequency ratio of ICLK/PCLKB) <sup>5</sup> | USBb             |
| 000A 0048h | USB0          | NRDY Interrupt Status Register    | NRDYSTS         | 16             | 16          | 9 PCLKB or more         | Frequency with 1 + 9 × (frequency ratio of ICLK/PCLKB) <sup>5</sup> | USBb             |
| 000A 004Ah | USB0          | BEMP Interrupt Status Register    | BEMPSTS         | 16             | 16          | 9 PCLKB or more         | Frequency with 1 + 9 × (frequency ratio of ICLK/PCLKB) <sup>5</sup> | USBb             |
| 000A 004Ch | USB0          | Frame Number Register             | FRMNUM          | 16             | 16          | 9 PCLKB or more         | Frequency with 1 + 9 × (frequency ratio of ICLK/PCLKB) <sup>5</sup> | USBb             |
| 000A 004Eh | USB0          | Device State Change Register      | DVCHGR          | 16             | 16          | 9 PCLKB or more         | Frequency with 1 + 9 × (frequency ratio of ICLK/PCLKB) <sup>5</sup> | USBb             |
| 000A 0050h | USB0          | USB Address Register              | USBADDR         | 16             | 16          | 9 PCLKB or more         | Frequency with 1 + 9 × (frequency ratio of ICLK/PCLKB) <sup>5</sup> | USBb             |
| 000A 0054h | USB0          | USB Request Type Register         | USBREQ          | 16             | 16          | 9 PCLKB or more         | Frequency with 1 + 9 × (frequency ratio of ICLK/PCLKB) <sup>5</sup> | USBb             |

**Table 4.1 List of I/O Registers (Address Order) (40 / 67)**


| Address    | Module Symbol | Register Name                     | Register Symbol | Number of Bits | Access Size | Number of Access Cycles |   | Related Function |
|------------|---------------|-----------------------------------|-----------------|----------------|-------------|-------------------------|---|------------------|
|            |               |                                   |                 |                |             | ICLK ≥ PCLK             | ICLK < PCLK   |                  |
| 000A 0056h | USB0          | USB Request Value Register        | USBVAL          | 16             | 16          | 9 PCLKB or more         | Frequency with 1 + 9 × (frequency ratio of ICLK/ PCLKB) <sup>*5</sup> | USBb             |
| 000A 0058h | USB0          | USB Request Index Register        | USBINDX         | 16             | 16          | 9 PCLKB or more         | Frequency with 1 + 9 × (frequency ratio of ICLK/ PCLKB) <sup>*5</sup> | USBb             |
| 000A 005Ah | USB0          | USB Request Length Register       | USBLENG         | 16             | 16          | 9 PCLKB or more         | Frequency with 1 + 9 × (frequency ratio of ICLK/ PCLKB) <sup>*5</sup> | USBb             |
| 000A 005Ch | USB0          | DCP Configuration Register        | DCPCFG          | 16             | 16          | 9 PCLKB or more         | Frequency with 1 + 9 × (frequency ratio of ICLK/ PCLKB) <sup>*5</sup> | USBb             |
| 000A 005Eh | USB0          | DCP Maximum Packet Size Register  | DCPMAXP         | 16             | 16          | 9 PCLKB or more         | Frequency with 1 + 9 × (frequency ratio of ICLK/ PCLKB) <sup>*5</sup> | USBb             |
| 000A 0060h | USB0          | DCP Control Register              | DCPCTR          | 16             | 16          | 9 PCLKB or more         | Frequency with 1 + 9 × (frequency ratio of ICLK/ PCLKB) <sup>*5</sup> | USBb             |
| 000A 0064h | USB0          | Pipe Window Select Register       | PIPESEL         | 16             | 16          | 9 PCLKB or more         | Frequency with 1 + 9 × (frequency ratio of ICLK/ PCLKB) <sup>*5</sup> | USBb             |
| 000A 0068h | USB0          | Pipe Configuration Register       | PIPECFG         | 16             | 16          | 9 PCLKB or more         | Frequency with 1 + 9 × (frequency ratio of ICLK/ PCLKB) <sup>*5</sup> | USBb             |
| 000A 006Ch | USB0          | Pipe Maximum Packet Size Register | PIPEMAXP        | 16             | 16          | 9 PCLKB or more         | Frequency with 1 + 9 × (frequency ratio of ICLK/ PCLKB) <sup>*5</sup> | USBb             |
| 000A 006Eh | USB0          | Pipe Cycle Control Register       | PIPEPERI        | 16             | 16          | 9 PCLKB or more         | Frequency with 1 + 9 × (frequency ratio of ICLK/ PCLKB) <sup>*5</sup> | USBb             |
| 000A 0070h | USB0          | Pipe1 Control Register            | PIPE1CTR        | 16             | 16          | 9 PCLKB or more         | Frequency with 1 + 9 × (frequency ratio of ICLK/ PCLKB) <sup>*5</sup> | USBb             |
| 000A 0072h | USB0          | Pipe2 Control Register            | PIPE2CTR        | 16             | 16          | 9 PCLKB or more         | Frequency with 1 + 9 × (frequency ratio of ICLK/ PCLKB) <sup>*5</sup> | USBb             |
| 000A 0074h | USB0          | Pipe3 Control Register            | PIPE3CTR        | 16             | 16          | 9 PCLKB or more         | Frequency with 1 + 9 × (frequency ratio of ICLK/ PCLKB) <sup>*5</sup> | USBb             |
| 000A 0076h | USB0          | Pipe4 Control Register            | PIPE4CTR        | 16             | 16          | 9 PCLKB or more         | Frequency with 1 + 9 × (frequency ratio of ICLK/ PCLKB) <sup>*5</sup> | USBb             |
| 000A 0078h | USB0          | Pipe5 Control Register            | PIPE5CTR        | 16             | 16          | 9 PCLKB or more         | Frequency with 1 + 9 × (frequency ratio of ICLK/ PCLKB) <sup>*5</sup> | USBb             |
| 000A 007Ah | USB0          | Pipe6 Control Register            | PIPE6CTR        | 16             | 16          | 9 PCLKB or more         | Frequency with 1 + 9 × (frequency ratio of ICLK/ PCLKB) <sup>*5</sup> | USBb             |
| 000A 007Ch | USB0          | Pipe7 Control Register            | PIPE7CTR        | 16             | 16          | 9 PCLKB or more         | Frequency with 1 + 9 × (frequency ratio of ICLK/ PCLKB) <sup>*5</sup> | USBb             |
| 000A 007Eh | USB0          | Pipe8 Control Register            | PIPE8CTR        | 16             | 16          | 9 PCLKB or more         | Frequency with 1 + 9 × (frequency ratio of ICLK/ PCLKB) <sup>*5</sup> | USBb             |

**Table 4.1 List of I/O Registers (Address Order) (59 / 67)**

| Address    | Module Symbol | Register Name                             | Register Symbol | Number of Bits | Access Size | Number of Access Cycles |             | Related Function |
|------------|---------------|---|-----------------|----------------|-------------|-------------------------|-------------|------------------|
|            |               |   |                 |                |             | ICLK ≥ PCLK             | ICLK < PCLK |                  |
| 000D 004Eh | SCIFA1_0      | FIFO Data Count Register                  | FDR             | 16             | 16          | 3, 4 PCLKB              | 2 ICLK      | SCIFA            |
| 000D 0050h | SCIFA1_0      | Serial Port Register                      | S PTR           | 16             | 16          | 3, 4 PCLKB              | 2 ICLK      | SCIFA            |
| 000D 0052h | SCIFA1_0      | Line Status Register                      | LSR             | 16             | 16          | 3, 4 PCLKB              | 2 ICLK      | SCIFA            |
| 000D 0054h | SCIFA1_0      | Serial Extended Mode Register             | SEMR            | 8              | 8           | 3, 4 PCLKB              | 2 ICLK      | SCIFA            |
| 000D 0056h | SCIFA1_0      | FIFO Trigger Control Register             | FTCR            | 16             | 16          | 3, 4 PCLKB              | 2 ICLK      | SCIFA            |
| 000D 0060h | SCIFA1_1      | Serial Mode Register                      | SMR             | 16             | 16          | 3, 4 PCLKB              | 2 ICLK      | SCIFA            |
| 000D 0062h | SCIFA1_1      | Bit Rate Register                         | BRR             | 8              | 8           | 3, 4 PCLKB              | 2 ICLK      | SCIFA            |
| 000D 0062h | SCIFA1_1      | Modulation Duty Register                  | MDDR            | 8              | 8           | 3, 4 PCLKB              | 2 ICLK      | SCIFA            |
| 000D 0064h | SCIFA1_1      | Serial Control Register                   | SCR             | 16             | 16          | 3, 4 PCLKB              | 2 ICLK      | SCIFA            |
| 000D 0066h | SCIFA1_1      | Transmit FIFO Data Register               | FTDR            | 8              | 8           | 3, 4 PCLKB              | 2 ICLK      | SCIFA            |
| 000D 0068h | SCIFA1_1      | Serial Status Register                    | FSR             | 16             | 16          | 3, 4 PCLKB              | 2 ICLK      | SCIFA            |
| 000D 006Ah | SCIFA1_1      | Receive FIFO Data Register                | FRDR            | 8              | 8           | 3, 4 PCLKB              | 2 ICLK      | SCIFA            |
| 000D 006Ch | SCIFA1_1      | FIFO Control Register                     | FCR             | 16             | 16          | 3, 4 PCLKB              | 2 ICLK      | SCIFA            |
| 000D 006Eh | SCIFA1_1      | FIFO Data Count Register                  | FDR             | 16             | 16          | 3, 4 PCLKB              | 2 ICLK      | SCIFA            |
| 000D 0070h | SCIFA1_1      | Serial Port Register                      | S PTR           | 16             | 16          | 3, 4 PCLKB              | 2 ICLK      | SCIFA            |
| 000D 0072h | SCIFA1_1      | Line Status Register                      | LSR             | 16             | 16          | 3, 4 PCLKB              | 2 ICLK      | SCIFA            |
| 000D 0074h | SCIFA1_1      | Serial Extended Mode Register             | SEMR            | 8              | 8           | 3, 4 PCLKB              | 2 ICLK      | SCIFA            |
| 000D 0076h | SCIFA1_1      | FIFO Trigger Control Register             | FTCR            | 16             | 16          | 3, 4 PCLKB              | 2 ICLK      | SCIFA            |
| 000D 0100h | RSPI0         | RSPI Control Register                     | SPCR            | 8              | 8           | 3, 4 PCLKB              | 2 ICLK      | RSPIa            |
| 000D 0101h | RSPI0         | RSPI Slave Select Polarity Register       | SSLP            | 8              | 8           | 3, 4 PCLKB              | 2 ICLK      | RSPIa            |
| 000D 0102h | RSPI0         | RSPI Pin Control Register                 | SPPCR           | 8              | 8           | 3, 4 PCLKB              | 2 ICLK      | RSPIa            |
| 000D 0103h | RSPI0         | RSPI Status Register                      | SPSR            | 8              | 8           | 3, 4 PCLKB              | 2 ICLK      | RSPIa            |
| 000D 0104h | RSPI0         | RSPI Data Register                        | SPDR            | 32             | 16, 32      | 3, 4 PCLKB              | 2 ICLK      | RSPIa            |
| 000D 0108h | RSPI0         | RSPI Sequence Control Register            | SPSCR           | 8              | 8           | 3, 4 PCLKB              | 2 ICLK      | RSPIa            |
| 000D 0109h | RSPI0         | RSPI Sequence Status Register             | SPSSR           | 8              | 8           | 3, 4 PCLKB              | 2 ICLK      | RSPIa            |
| 000D 010Ah | RSPI0         | RSPI Bit Rate Register                    | SPBR            | 8              | 8           | 3, 4 PCLKB              | 2 ICLK      | RSPIa            |
| 000D 010Bh | RSPI0         | RSPI Data Control Register                | SPDCR           | 8              | 8           | 3, 4 PCLKB              | 2 ICLK      | RSPIa            |
| 000D 010Ch | RSPI0         | RSPI Clock Delay Register                 | SPCKD           | 8              | 8           | 3, 4 PCLKB              | 2 ICLK      | RSPIa            |
| 000D 010Dh | RSPI0         | RSPI Slave Select Negation Delay Register | SSLND           | 8              | 8           | 3, 4 PCLKB              | 2 ICLK      | RSPIa            |
| 000D 010Eh | RSPI0         | RSPI Next-Access Delay Register           | SPND            | 8              | 8           | 3, 4 PCLKB              | 2 ICLK      | RSPIa            |
| 000D 010Fh | RSPI0         | RSPI Control Register 2                   | SPCR2           | 8              | 8           | 3, 4 PCLKB              | 2 ICLK      | RSPIa            |
| 000D 0110h | RSPI0         | RSPI Command Register 0                   | SPCMD0          | 16             | 16          | 3, 4 PCLKB              | 2 ICLK      | RSPIa            |
| 000D 0112h | RSPI0         | RSPI Command Register 1                   | SPCMD1          | 16             | 16          | 3, 4 PCLKB              | 2 ICLK      | RSPIa            |
| 000D 0114h | RSPI0         | RSPI Command Register 2                   | SPCMD2          | 16             | 16          | 3, 4 PCLKB              | 2 ICLK      | RSPIa            |
| 000D 0116h | RSPI0         | RSPI Command Register 3                   | SPCMD3          | 16             | 16          | 3, 4 PCLKB              | 2 ICLK      | RSPIa            |
| 000D 0118h | RSPI0         | RSPI Command Register 4                   | SPCMD4          | 16             | 16          | 3, 4 PCLKB              | 2 ICLK      | RSPIa            |
| 000D 011Ah | RSPI0         | RSPI Command Register 5                   | SPCMD5          | 16             | 16          | 3, 4 PCLKB              | 2 ICLK      | RSPIa            |
| 000D 011Ch | RSPI0         | RSPI Command Register 6                   | SPCMD6          | 16             | 16          | 3, 4 PCLKB              | 2 ICLK      | RSPIa            |
| 000D 011Eh | RSPI0         | RSPI Command Register 7                   | SPCMD7          | 16             | 16          | 3, 4 PCLKB              | 2 ICLK      | RSPIa            |

**Table 4.1 List of I/O Registers (Address Order) (64 / 67)**

| Address    | Module Symbol | Register Name                             | Register Symbol | Number of Bits | Access Size | Number of Access Cycles        |   | Related Function |
|------------|---------------|---|-----------------|----------------|-------------|--------------------------------|---|------------------|
|            |               |   |                 |                |             | ICLK ≥ PCLK                    | ICLK < PCLK   |                  |
| 000D 0470h | USBA          | Pipe1 Control Register                    | PIPE1CTR        | 16             | 16          | (3 + BUSWAIT)<br>PCLKA or more | Rounded up to the nearest integer greater than $1 + (3 + \text{BUSWAIT}) \times (\text{frequency ratio of ICLK/PCLKB})^5$ | USBAA            |
| 000D 0472h | USBA          | Pipe2 Control Register                    | PIPE2CTR        | 16             | 16          | (3 + BUSWAIT)<br>PCLKA or more | Rounded up to the nearest integer greater than $1 + (3 + \text{BUSWAIT}) \times (\text{frequency ratio of ICLK/PCLKB})^5$ | USBAA            |
| 000D 0474h | USBA          | Pipe3 Control Register                    | PIPE3CTR        | 16             | 16          | (3 + BUSWAIT)<br>PCLKA or more | Rounded up to the nearest integer greater than $1 + (3 + \text{BUSWAIT}) \times (\text{frequency ratio of ICLK/PCLKB})^5$ | USBAA            |
| 000D 0476h | USBA          | Pipe4 Control Register                    | PIPE4CTR        | 16             | 16          | (3 + BUSWAIT)<br>PCLKA or more | Rounded up to the nearest integer greater than $1 + (3 + \text{BUSWAIT}) \times (\text{frequency ratio of ICLK/PCLKB})^5$ | USBAA            |
| 000D 0478h | USBA          | Pipe5 Control Register                    | PIPE5CTR        | 16             | 16          | (3 + BUSWAIT)<br>PCLKA or more | Rounded up to the nearest integer greater than $1 + (3 + \text{BUSWAIT}) \times (\text{frequency ratio of ICLK/PCLKB})^5$ | USBAA            |
| 000D 047Ah | USBA          | Pipe6 Control Register                    | PIPE6CTR        | 16             | 16          | (3 + BUSWAIT)<br>PCLKA or more | Rounded up to the nearest integer greater than $1 + (3 + \text{BUSWAIT}) \times (\text{frequency ratio of ICLK/PCLKB})^5$ | USBAA            |
| 000D 047Ch | USBA          | Pipe7 Control Register                    | PIPE7CTR        | 16             | 16          | (3 + BUSWAIT)<br>PCLKA or more | Rounded up to the nearest integer greater than $1 + (3 + \text{BUSWAIT}) \times (\text{frequency ratio of ICLK/PCLKB})^5$ | USBAA            |
| 000D 047Eh | USBA          | Pipe8 Control Register                    | PIPE8CTR        | 16             | 16          | (3 + BUSWAIT)<br>PCLKA or more | Rounded up to the nearest integer greater than $1 + (3 + \text{BUSWAIT}) \times (\text{frequency ratio of ICLK/PCLKB})^5$ | USBAA            |
| 000D 0480h | USBA          | Pipe9 Control Register                    | PIPE9CTR        | 16             | 16          | (3 + BUSWAIT)<br>PCLKA or more | Rounded up to the nearest integer greater than $1 + (3 + \text{BUSWAIT}) \times (\text{frequency ratio of ICLK/PCLKB})^5$ | USBAA            |
| 000D 0490h | USBA          | Pipe1 Transaction Counter Enable Register | PIPE1TRE        | 16             | 16          | (3 + BUSWAIT)<br>PCLKA or more | Rounded up to the nearest integer greater than $1 + (3 + \text{BUSWAIT}) \times (\text{frequency ratio of ICLK/PCLKB})^5$ | USBAA            |
| 000D 0492h | USBA          | Pipe1 Transaction Counter Register        | PIPE1TRN        | 16             | 16          | (3 + BUSWAIT)<br>PCLKA or more | Rounded up to the nearest integer greater than $1 + (3 + \text{BUSWAIT}) \times (\text{frequency ratio of ICLK/PCLKB})^5$ | USBAA            |





**Figure 5.56 RIIC Bus Interface Input/Output Timing and Simple IIC Bus Interface Input/Output Timing**

**Table 5.43 On-Chip USB Full-Speed Characteristics (DP and DM Pin Characteristics)**

Conditions: VCC = AVCC0 = AVCC1 = VCC\_USB = V<sub>BATT</sub> = 3.0 to 3.6 V, 3.0 ≤ VREFH0 ≤ AVCC0,  
 VCC\_USBA = AVCC\_USBA = 3.0 to 3.6 V,  
 VSS = AVSS0 = AVSS1 = VREFL0 = VSS\_USB = VSS1\_USBA = VSS2\_USBA = PVSS\_USBA = AVSS\_USBA = 0 V,  
 USBA\_RREF = 2.2 kΩ ±1%, USBMCLK = 20/24 MHz, UCLK = 48 MHz,  
 PCLKA = 8 to 120 MHz, PCLKB = 8 to 60 MHz, T<sub>a</sub> = T<sub>opr</sub>

| Item                                  |   | Symbol                            | Min.  | Typ. | Max.   | Unit | Test Conditions                   |
|---------------------------------------|---|-----------------------------------|-------|------|--------|------|-----------------------------------|
| Input characteristics                 | Input high level voltage  | V <sub>IH</sub>                   | 2.0   | —    | —      | V    |                                   |
|                                       | Input low level voltage   | V <sub>IL</sub>                   | —     | —    | 0.8    | V    |                                   |
|                                       | Differential input sensitivity  | V <sub>DI</sub>                   | 0.2   | —    | —      | V    | DP – DM                           |
|                                       | Differential common mode range  | V <sub>CM</sub>                   | 0.8   | —    | 2.5    | V    |                                   |
| Output characteristics                | Output high level voltage   | V <sub>OH</sub>                   | 2.8   | —    | 3.6    | V    | I <sub>OH</sub> = -200 μA         |
|                                       | Output low level voltage  | V <sub>OL</sub>                   | 0.0   | —    | 0.3    | V    | I <sub>OL</sub> = 2 mA            |
|                                       | Cross-over voltage  | V <sub>CRS</sub>                  | 1.3   | —    | 2.0    | V    | Figure 5.77                       |
|                                       | Rise time   | t <sub>FR</sub>                   | 4     | —    | 20     | ns   |                                   |
|                                       | Fall time   | t <sub>FF</sub>                   | 4     | —    | 20     | ns   |                                   |
|                                       | Rise/fall time ratio  | t <sub>FR</sub> / t <sub>FF</sub> | 90    | —    | 111.11 | %    | t <sub>FR</sub> / t <sub>FF</sub> |
| Pull-up and pull-down characteristics | DP pull-up resistance<br>(when the function controller function is selected)  | R <sub>pu</sub>                   | 0.900 | —    | 1.575  | kΩ   | Idle state                        |
|                                       |   |                                   | 1.425 | —    | 3.090  | kΩ   | At transmission and reception     |
|                                       | DP/DM pull-down resistance<br>(when the host controller function is selected) | R <sub>pd</sub>                   | 14.25 | —    | 24.80  | kΩ   |                                   |

**Figure 5.77 DP and DM Output Timing (Full-Speed)****Figure 5.78 Test Circuit (Full-Speed)**

## 5.8 Power-on Reset Circuit and Voltage Detection Circuit Characteristics

**Table 5.51 Power-on Reset Circuit and Voltage Detection Circuit Characteristics**

Conditions: VCC = AVCC0 = AVCC1 = VCC\_USB = V<sub>BATT</sub> = 2.7 to 3.6 V, 2.7 ≤ VREFH0 ≤ AVCC0,  
VCC\_USBA = AVCC\_USBA = 3.0 to 3.6 V,  
VSS = AVSS0 = AVSS1 = VREFL0 = VSS\_USB = VSS1\_USBA = VSS2\_USBA = PVSS\_USBA = AVSS\_USBA = 0 V,  
T<sub>a</sub> = T<sub>opr</sub>

| Item  |                                  | Symbol                                    | Min.                | Typ. | Max. | Unit | Test Conditions  |  |  |  |
|---|----------------------------------|---|---------------------|------|------|------|--|--|--|--|
| Voltage detection level                                 | Power-on reset (POR)             | Low power consumption function disabled*1 | V <sub>POR</sub>    | 2.5  | 2.6  | 2.7  | Figure 5.83<br>Figure 5.84<br>Figure 5.85<br>Figure 5.86       |  |  |  |
|   |                                  |   |                     | 2.0  | 2.35 | 2.7  |  |  |  |  |
|   | Voltage detection circuit (LVD0) |   | V <sub>det0_1</sub> | 2.84 | 2.94 | 3.04 |  |  |  |  |
|   |                                  |   | V <sub>det0_2</sub> | 2.77 | 2.87 | 2.97 |  |  |  |  |
|   |                                  |   | V <sub>det0_3</sub> | 2.70 | 2.80 | 2.90 |  |  |  |  |
|   | Voltage detection circuit (LVD1) |   | V <sub>det1_1</sub> | 2.89 | 2.99 | 3.09 |  |  |  |  |
|   |                                  |   | V <sub>det1_2</sub> | 2.82 | 2.92 | 3.02 |  |  |  |  |
|   |                                  |   | V <sub>det1_3</sub> | 2.75 | 2.85 | 2.95 |  |  |  |  |
|   | Voltage detection circuit (LVD2) |   | V <sub>det2_1</sub> | 2.89 | 2.99 | 3.09 |  |  |  |  |
|   |                                  |   | V <sub>det2_2</sub> | 2.82 | 2.92 | 3.02 |  |  |  |  |
|   |                                  |   | V <sub>det2_3</sub> | 2.75 | 2.85 | 2.95 |  |  |  |  |
| Internal reset time                                     | Power-on reset time              |   | t <sub>POR</sub>    | —    | 4.6  | —    | ms<br>Figure 5.83<br>Figure 5.84<br>Figure 5.85<br>Figure 5.86 |  |  |  |
|   | LVD0 reset time                  |   | t <sub>LVD0</sub>   | —    | 0.70 | —    |  |  |  |  |
|   | LVD1 reset time                  |   | t <sub>LVD1</sub>   | —    | 0.57 | —    |  |  |  |  |
|   | LVD2 reset time                  |   | t <sub>LVD2</sub>   | —    | 0.57 | —    |  |  |  |  |
| Minimum VCC down time                                   |                                  |   | t <sub>VOFF</sub>   | 200  | —    | —    | μs<br>Figure 5.83,<br>Figure 5.84                              |  |  |  |
| Response delay time                                     |                                  |   | t <sub>det</sub>    | —    | —    | 200  | μs<br>Figure 5.83 to<br>Figure 5.86                            |  |  |  |
| LVD operation stabilization time (after LVD is enabled) |                                  |   | T <sub>d(E-A)</sub> | —    | —    | 10   | μs<br>Figure 5.85,<br>Figure 5.86                              |  |  |  |
| Hysteresis width (LVD1 and LVD2)                        |                                  |   | V <sub>LVH</sub>    | —    | 80   | —    | mV   |  |  |  |

Note: The minimum VCC down time indicates the time when VCC is below the minimum value of voltage detection levels V<sub>POR</sub>, V<sub>det1</sub>, and V<sub>det2</sub> for the POR/LVD.

Note 1. The low power consumption function is disabled and DEEPCUT[1:0] = 00b or 01b.

Note 2. The low power consumption function is enabled and DEEPCUT[1:0] = 11b.

Note 3. The voltage of VCC = AVCC0 = AVCC1 when LVD1 is enabled must be set to at least 80 mV above the maximum value of the voltage detection 1 level (V<sub>det1\_1, 2, 3</sub>) selected by the LVDLVL.R.LVD1LVL[3:0] bits. Similarly, the voltage of VCC = AVCC0 = AVCC1 when LVD2 is enabled must be set to at least 80 mV above the maximum value of the voltage detection 2 level (V<sub>det2\_1, 2, 3</sub>) selected by the LVDLVL.R.LVD2LVL[3:0] bits.

## 5.11 Flash Memory Characteristics

**Table 5.54 Code Flash Memory Characteristics**

Conditions: VCC = AVCC0 = AVCC1 = VCC\_USB = V<sub>BATT</sub> = 2.7 to 3.6 V, 2.7 ≤ VREFH0 ≤ AVCC0,  
VCC\_USBA = AVCC\_USBA = 3.0 to 3.6 V,  
VSS = AVSS0 = AVSS1 = VREFL0 = VSS\_USB = VSS1\_USBA = VSS2\_USBA = PVSS\_USBA = AVSS\_USBA = 0 V  
Temperature range for programming/erasure: T<sub>a</sub> = T<sub>opr</sub>

| Item   | Symbol             | FCLK = 4 MHz       |      |      | 20 MHz ≤ FCLK ≤ 60 MHz |      |      | Unit  |
|--|--------------------|--------------------|------|------|------------------------|------|------|-------|
|  |                    | Min.               | Typ. | Max. | Min.                   | Typ. | Max. |       |
| Programming time<br>N <sub>PEC</sub> ≤ 100 times                       | t <sub>P256</sub>  | —                  | 4.4  | 13.2 | —                      | 2    | 6    | ms    |
|  | t <sub>P8K</sub>   | —                  | 99   | 176  | —                      | 50   | 90   | ms    |
|  | t <sub>P32K</sub>  | —                  | 396  | 704  | —                      | 200  | 360  | ms    |
| Programming time<br>N <sub>PEC</sub> > 100 times                       | t <sub>P256</sub>  | —                  | 5.3  | 15.8 | —                      | 2.4  | 7.2  | ms    |
|  | t <sub>P8K</sub>   | —                  | 119  | 212  | —                      | 60   | 108  | ms    |
|  | t <sub>P32K</sub>  | —                  | 476  | 848  | —                      | 240  | 432  | ms    |
| Erasure time<br>N <sub>PEC</sub> ≤ 100 times                           | t <sub>E8K</sub>   | —                  | 90   | 216  | —                      | 50   | 120  | ms    |
|  | t <sub>E32K</sub>  | —                  | 360  | 864  | —                      | 200  | 480  | ms    |
| Erasure time<br>N <sub>PEC</sub> > 100 times                           | t <sub>E8K</sub>   | —                  | 108  | 260  | —                      | 60   | 144  | ms    |
|  | t <sub>E32K</sub>  | —                  | 432  | 1040 | —                      | 240  | 576  | ms    |
| Reprogramming/erasure cycle <sup>*1</sup>                              | N <sub>PEC</sub>   | 1000 <sup>*2</sup> | —    | —    | 1000 <sup>*2</sup>     | —    | —    | Times |
| Suspend delay time during programming                                  | t <sub>SPD</sub>   | —                  | —    | 264  | —                      | —    | 120  | μs    |
| First suspend delay time during erasing<br>(in suspend priority mode)  | t <sub>SESD1</sub> | —                  | —    | 216  | —                      | —    | 120  | μs    |
| Second suspend delay time during erasure<br>(in suspend priority mode) | t <sub>SESD2</sub> | —                  | —    | 1.7  | —                      | —    | 1.7  | ms    |
| Suspend delay time during erasure<br>(in erasure priority mode)        | t <sub>SEED</sub>  | —                  | —    | 1.7  | —                      | —    | 1.7  | ms    |
| Forced stop command  | t <sub>FD</sub>    | —                  | —    | 32   | —                      | —    | 20   | μs    |
| Data hold time <sup>*3</sup>   | t <sub>DRP</sub>   | 10                 | —    | —    | 10                     | —    | —    | Year  |
| FCU reset time   | t <sub>FCUR</sub>  | 35                 | —    | —    | 35                     | —    | —    | μs    |

Note 1. Definition of reprogram/erase cycle:

The reprogram/erase cycle is the number of erasing for each block. When the reprogram/erase cycle is n times (n = 1000), erasing can be performed n times for each block. For instance, when 256-byte programming is performed 32 times for different addresses in 8-Kbyte block and then the entire block is erased, the reprogram/erase cycle is counted as one. However, programming the same address for several times as one erasing is not enabled (overwriting is prohibited).

Note 2. This is the minimum number of times to guarantee all the characteristics after reprogramming (guaranteed range is from 1 to the value of the minimum value).

Note 3. This shows the characteristics when reprogramming is performed within the specified range, including the minimum value.




Figure F 100-Pin TFLGA (PTLG0100JA-A)